DSSZ
www.dssz.org
Search
Sign in
Create an account
Hot Search :
Source
embeded
web
remote control
p2p
game
More...
Location :
Home
Search - verilog
Main Category
SourceCode
Documents
Books
WEB Code
Develop Tools
Other resource
Search - verilog - List
【
Books
】
verilog
DL : 0
verilog to led control
Update
: 2024-05-05
Size
: 1024
Publisher
:
max
【
Other
】
Verilog
DL : 0
verilog的简要教程 基本逻辑门,例如a n d、o r和n a n d等都内置在语言中。 • 用户定义原语( U D P)创建的灵活性。用户定义的原语既可以是组合逻辑原语,也可以 是时序逻辑原语。 • 开关级基本结构模型,例如p m o s 和n m o s等也被内置在语言中。-Verilog tutorial briefly the basic logic gates, such as and, or and NAND are built in the language. • user-defined primitives (UDP) to create flexibility. User-defined primitives are the combinational logic can be the original language may also be a temporal logic primitives. • The basic structure of switch-level models, such as PMOS and NMOS are also being built in the language.
Update
: 2024-05-05
Size
: 4169728
Publisher
:
阿春
【
Windows Develop
】
Verilog
DL : 0
Verilog大量例程 非常经典的资料,学习效果很好-Verilog routines very substantial information on the classic
Update
: 2024-05-05
Size
: 162816
Publisher
:
梁天
【
VHDL-FPGA-Verilog
】
Mars_EP1C6F_Interface_demo(Verilog)
DL : 0
FPGA开发板配套Verilog代码。芯片为Mars EP1C6F。一些接口通信的源码。包括7段数码管、I2C通讯等。-FPGA development board supporting Verilog code. Chips for the Mars EP1C6F. Some of the source interface. Including 7 digital tube, I2C communications.
Update
: 2024-05-05
Size
: 3393536
Publisher
:
chenlu
【
VHDL-FPGA-Verilog
】
Mars_EP1C6F_Fundermental_demo(Verilog)
DL : 0
FPGA开发板配套Verilog HDL代码。芯片为Mars EP1C6F。是基础实验的源码。包括加法器、减法器、乘法器、多路选择器等。-FPGA development board supporting Verilog HDL code. Chips for the Mars EP1C6F. Are the basic source experiment. Including the adder, subtraction, and multiplier, such as MUX.
Update
: 2024-05-05
Size
: 1244160
Publisher
:
chenlu
【
ARM-PowerPC-ColdFire-MIPS
】
arm7-verilog
DL : 1
用verilog写的仿ARM7的代码,在opencore上,现在被撤掉了-Written by verilog code like ARM7
Update
: 2024-05-05
Size
: 37888
Publisher
:
stream
【
Other
】
Verilog
DL : 0
Verilog中文版的黄金参考指南,很有用的学习资料,免费下载!-The Chinese version of Verilog Golden Reference Guide, to learn useful information, a free download!
Update
: 2024-05-05
Size
: 468992
Publisher
:
宋振丰
【
VHDL-FPGA-Verilog
】
verilog
DL : 1
中文版Verilog HDL简明教程,很简洁,结合实例,很容易理解,适合初学者。-Chinese version of Verilog HDL A simple tutorial, very simple, with an example, it is easy to understand for beginners.
Update
: 2024-05-05
Size
: 104448
Publisher
:
邹仁波
【
VHDL-FPGA-Verilog
】
verilog
DL : 0
Verilog jpec coder encoder source code
Update
: 2024-05-05
Size
: 283648
Publisher
:
Martin
【
VHDL-FPGA-Verilog
】
verilog
DL : 0
《数字信号处理的FPGA实现》(第二版)光盘verilog代码-" The FPGA digital signal processing to achieve" (second edition) CD-ROM code verilog
Update
: 2024-05-05
Size
: 330752
Publisher
:
王昊
【
Other
】
Kluwer.The.Verilog.Hardware.Description.Language.5
DL : 1
Verilog硬件描述语言,第五版 Thomas&Moorby等著。 权威的Verilog介绍,包含IEEE-1364 2001 标准 -The Verilog® Hardware Description Language, Fifth Edition. By Thomas&Moorby
Update
: 2024-05-05
Size
: 7194624
Publisher
:
Jasper Hu
【
VHDL-FPGA-Verilog
】
verilog-Perl-3.120.tar
DL : 0
Verilog Parser in Perl
Update
: 2024-05-05
Size
: 163840
Publisher
:
prakash
【
VHDL-FPGA-Verilog
】
Verilog-HDL-code
DL : 0
verilog 经典例子的源码 非常适用于初学verilog的朋友们-classic example of verilog source code
Update
: 2024-05-05
Size
: 51200
Publisher
:
李晨
【
VHDL-FPGA-Verilog
】
Keyboard-and-mouse-Verilog
DL : 0
Keyboard and mouse-Verilog
Update
: 2024-05-05
Size
: 1480704
Publisher
:
shiquan
【
VHDL-FPGA-Verilog
】
verilog
DL : 0
是数字信号处理的FPGA实现中所有程序(书中为VHDL)的verilog代码,很好,很有用-Digital signal processing in the FPGA to achieve all the procedures (the book for VHDL) of the verilog code, very good, very useful
Update
: 2024-05-05
Size
: 333824
Publisher
:
AndyLee
【
Windows Develop
】
verilog
DL : 0
里面有一百多个verilog实例 深入浅出的讲述了vrilog硬件描述语言的开发过程 成语代码以word 形式 -There are more than 100 verilog examples described in simple terms vrilog hardware description language code of the development process in order to word the form of idioms
Update
: 2024-05-05
Size
: 175104
Publisher
:
魏
【
VHDL-FPGA-Verilog
】
lift_controler-verilog
DL : 0
电梯控制程序!! verilog 描述的-Elevator control procedures! ! described in verilog
Update
: 2024-05-05
Size
: 664576
Publisher
:
pan
【
VHDL-FPGA-Verilog
】
verilog
DL : 0
多功能数字时钟的verilog语言描述,基于quarters II平台-Multifunction digital clock verilog language description of quarters II-based platforms
Update
: 2024-05-05
Size
: 7168
Publisher
:
lvlv
【
Other
】
Verilog.pdf
DL : 0
verilog的简单教程 ,让你轻轻松松掌握verilog的学习与应用-simple tutorial verilog
Update
: 2024-05-05
Size
: 1209344
Publisher
:
wangliuwei
【
VHDL-FPGA-Verilog
】
verilog.DA.FIR..
DL : 1
用verilog写的16阶串行DA算法FIR滤波器-Verilog written by 16-order FIR filter serial DA algorithm
Update
: 2024-05-05
Size
: 576512
Publisher
:
代鑫
«
1
2
...
4
5
6
7
8
9
10
11
12
13
14
...
50
»
DSSZ
is the largest source code store in internet!
Contact us :
1999-2046
DSSZ
All Rights Reserved.