Hot Search : Source embeded web remote control p2p game More...
Location : Home Search - max
Search - max - List
DL : 0
最终幻想X里的20个人物的3d模型。用3d max做的-Final Fantasy X s 20 personal objects of the 3d model. Done with 3d max
Update : 2024-05-04 Size : 1208320 Publisher : 白天

DL : 0
DSP算法 PROGRAM TO FIND MIN, MAX, MEAN AND VARIANCE OF RECORDS IN AN EXISTING DSP DATA FILE-DSP algorithm PROGRAM TO FIND MIN, MAX, MEAN AND VARIANCE OF RECORDSIN AN EXISTING DSP DATA FILE
Update : 2024-05-04 Size : 1024 Publisher : vts

mRMR(min-redundancy max-relevance)的matlab程序-matlab program of mRMR(min-redundancy max-relevance)
Update : 2024-05-04 Size : 492544 Publisher : reallycsc

Verilog是广泛应用的硬件描述语言,可以用在硬件设计流程的建模、综合和模拟等多个阶段。随着硬件设计规模的不断扩大,应用硬件描述语言进行描述的CPLD结构,成为设计专用集成电路和其他集成电路的主流。通过应用Verilog HDL对多功能电子钟的设计,达到对Verilog HDL的理解,同时对CPLD器件进行简要了解。 本文的研究内容包括: 对Altera公司Flex 10K系列的EPF10K 10简要介绍,Altera公司软件Max+plusⅡ简要介绍和应用Verilog HDL对多功能电子钟进行设计。 -Verilog is the most widely used hardware description language.It can be used to the modeling, synthesis, and simulation stages of the hardware system design flow. With the scale of hardware design continually enlarging, describing the CPLD with HDL become the mainstream of designing ASIC and other IC.To comprehend Verilog HDL and get some knowledge of CPLD device, we design a block with several functions with Verilog HDL. This thesis is about to discuss the above there aspects: Introduce the EPF10K 10 of Flex 10K series producted by Altera Corporation simply. the software Max+plusⅡ,Design the block with several functions with Verilog HDL.
Update : 2024-05-04 Size : 482304 Publisher : li

DL : 0
Max.rar三个数中求最大值C源代码三个数必须是整数-Three Max.rar seek the maximum number of three the number of C source code must be an integer
Update : 2024-05-04 Size : 15360 Publisher : name

Max+Plus II 的ppt文档,看后可以很轻易上手Max+Plus -Help
Update : 2024-05-04 Size : 1701888 Publisher : 李晓东

Max Sample VC++ Max 实例程序-Max Sample VC++ Max examples of procedures
Update : 2024-05-04 Size : 163840 Publisher : jimzshi

DL : 0
3ds max Exporter with 3dxi
Update : 2024-05-04 Size : 147456 Publisher : oinf38

Max Log MAP decoding
Update : 2024-05-04 Size : 3072 Publisher :

一个完善的读取3DS文件例子,可以在3DS MAX文件中建立的三维模型直接用于VC++中-A perfect example to read 3DS file
Update : 2024-05-04 Size : 3123200 Publisher : sdh

图像处理最大流最小割经典算法,适合初学者使用!-A classic max flow/min cut algorithm in image processing
Update : 2024-05-04 Size : 13312 Publisher : 霓棠烟鱼

极大熵图像分割源代码。(原创) 参考文献见源代码。-source code for max entropy thresholding algorithm.
Update : 2024-05-04 Size : 1024 Publisher : WangJun

在 MAX+PLUS II开发环境下采用 VHDL语言 设计并实现了电表抄表器 讨论了系统的四个 组成模块的设计和 VHDL 的实现 每个模块采用 RTL 级描述 整体的生成采用图形输入法 通过波形仿真 下载芯片测试 完成了抄表器的功能-In the MAX+ PLUS II development environment using VHDL language design and implementation of the meter meter reading device to discuss the four components of the system module design and VHDL implementation of each module using RTL-level description of a whole generation of graphical input waveform Simulation download chip testing completed meter reading functions
Update : 2024-05-04 Size : 239616 Publisher : linfeng

DL : 0
三维建模软件creator的一点应用,将max文件转为flt文件,实现实时系统的应用-Creator of three-dimensional modeling software application that will max files to flt file, the application of real-time system implementation
Update : 2024-05-04 Size : 4771840 Publisher : 元力

指定范围(MAX=2^64)内穷举验证陈景润定理的“1+1”结果. 对于任何一个大偶数N,那么总可以找到奇素数P ,P",或者P1,P2,P3,使得下列两式至少一式成立:"   N=P +P" (A)   N=P1+P2*P3 (B)-Designated Areas (MAX = 2 ^ 64) with exhaustive verification陈景润Theorem "1+1" As a result
Update : 2024-05-04 Size : 8192 Publisher : yuyang

DL : 0
max-plus2设计超级详细的入门教程,全部图解,能让你快速入门!!!!绝对原创!-max-plus2 CPLD
Update : 2024-05-04 Size : 232448 Publisher : feifei

ACM题解: To The Max 一个应用动态规划的例子-ACM Solutions title: To The Max An application of dynamic programming examples
Update : 2024-05-04 Size : 61440 Publisher : 夏雨可

DL : 0
Designing with MAX+PLUS II,可以下载下来,作为了解用-Designing with MAX+ PLUS II, can be downloaded and used as a knowledge
Update : 2024-05-04 Size : 905216 Publisher : lz

DL : 0
MAX系列 12位DA程序通过MAX530把数字量转成模拟量,线性度好。-MAX Series 12 DA procedure MAX530 digital to analog conversion, a good linearity.
Update : 2024-05-04 Size : 21504 Publisher : lin

DL : 0
MAX+plus II FPGA CPLD开发软件完美无限制破解版-MAX+ plus II FPGA CPLD development software cracked unlimited version of the perfect
Update : 2024-05-04 Size : 134144 Publisher : 吴玉保
« 1 2 3 4 5 6 78 9 10 11 12 ... 50 »
DSSZ is the largest source code store in internet!
Contact us :
1999-2046 DSSZ All Rights Reserved.