Search - adder

Search - adder - List

【Other】 add32 DL : 0: 一个32位超前进位加法器不一样的算法简单实用-An 32-bit look-ahead adder not the same as the algorithm
Update : 2024-05-05 Size : 3072 Publisher : asty
【Other】 8-BT-ADDSUB DL : 0: efficient adder and subractor in FPGA
Update : 2024-05-05 Size : 9216 Publisher : ramesh
【Other】 gatefullsub DL : 0: implementation of full adder
Update : 2024-05-05 Size : 2048 Publisher : ramesh
【Software Engineering】 gui DL : 0: This a simple Adder!
Update : 2024-05-05 Size : 8192 Publisher : Dr.
【Software Engineering】 Adder2 DL : 0: This a simple adder-This is a simple adder!!
Update : 2024-05-05 Size : 4096 Publisher : Dr.
【Other】 idea_latest.tar DL : 0: 整数模加器的一种硬件设计方法,在深入分析模加运算的实现基础上，提出了一种模加运算的实现方案，并论证了该方案的正确性。基于这种实现方案．设计并验证了一块实现l6位模加运算的逻辑电路，仿真结果表明了电路的正确性和设计方案的可行性。-A hardware design method of integer modular adder.
Update : 2024-05-05 Size : 726016 Publisher : 白杨硕
【VHDL-FPGA-Verilog】 add_16bits DL : 0: 這是16bits加法器,利用verilog程式撰寫-adder-19bts
Update : 2024-05-05 Size : 8192 Publisher : 鍾潤宏
【VHDL-FPGA-Verilog】 for_ws DL : 0: 裡頭有加法器,全加器,rippple adder-full adder ,rippple adder
Update : 2024-05-05 Size : 5120 Publisher : 鍾潤宏
【VHDL-FPGA-Verilog】 fir_sine DL : 0: This implementation is moderately memory efficient because it stores only the first Pi/2 radians of sine values. The second Pi/2 radians is a mirror image of the first in time and the second Pi radians is a mirror image in amplitude of the first Pi radians. Memory could be saved if the increments were recorded rather than each absolute value. Fewer bits per value would be needed, however, extra hardware would be needed for an adder.
Update : 2024-05-05 Size : 18432 Publisher : jai
【VHDL-FPGA-Verilog】 Adder4 DL : 0: 源码，内容是用VHDL语言编写的四位全加器-Source code, using VHDL language of the four full-adder
Update : 2024-05-05 Size : 5120 Publisher : 周
【Software Engineering】 serialadder DL : 0: serial adder a simple lab experiment with explanation-serial adder a simple lab experiment with explanation
Update : 2024-05-05 Size : 11264 Publisher : sathishkumar
【VHDL-FPGA-Verilog】 fulladdertmr DL : 0: full adder tmr with testbench
Update : 2024-05-05 Size : 1024 Publisher : roya sh
【Software Engineering】 project1 DL : 0: draw teh layout for nand and 4bit full adder
Update : 2024-05-05 Size : 436224 Publisher : roya sh
【VHDL-FPGA-Verilog】 system_c_code DL : 0: Counter , adder , reset code using system c
Update : 2024-05-05 Size : 2048 Publisher : mmurali
【VHDL-FPGA-Verilog】 four_bit_full_adder_with_time_analysis DL : 0: four bit adder with time analysis and testbench
Update : 2024-05-05 Size : 48128 Publisher : ahmed
【Software Engineering】 full_adder_code_in_verilog DL : 0: full adder in verilog
Update : 2024-05-05 Size : 1024 Publisher : ahmed
【Software Engineering】 Accumulator_ADD_SUB_8bit DL : 0: Adder/Subtractor for 8-bit (with full interface with FPGA board and pin assignment)
Update : 2024-05-05 Size : 392192 Publisher : ahmed
【VHDL-FPGA-Verilog】 VHDL DL : 0: 本代码为用VHDL语言设计实现加法器、减法器、乘法器，并提供了模块图，进行了波形仿真。-This code is for the use of VHDL Language Design and Implementation of adder, subtracter, multiplier, and provides a block diagram carried out a wave simulation.
Update : 2024-05-05 Size : 15360 Publisher : 张霄
【Software Engineering】 604033 DL : 0: VHDL PROGRAMS FULL ADDER MULTIPLEXER COUNTER
Update : 2024-05-05 Size : 2150400 Publisher : Mayuri
【VHDL-FPGA-Verilog】 VHDLonfir DL : 0: FIR滤波器在VHDL中使用(顺序)PROCESS声明或者是加法器和乘法器的“组件实例”来实现-FIR filter in VHDL use (in order) PROCESS statement or the adder and the multiplier " component instance" to achieve the
Update : 2024-05-05 Size : 1024 Publisher : wangYC

« 1 2 ... 45 46 47 48 49 50»