Search - adder

Search - adder - List

【MiddleWare】 myadd32 DL : 0: 32位全程加法器，可以进行移位操作及多位多输入多输出加减法-32-bit full adder, shift operations can be carried out and a number of multiple-input multiple-output addition and subtraction
Update : 2024-05-19 Size : 1024 Publisher : lwq
【VHDL-FPGA-Verilog】 waterline_adder DL : 0: 这是一个用Verilog编写的四级流水线加法器-This is a Verilog prepared with four pipeline adder
Update : 2024-05-19 Size : 1024 Publisher : 伊莲幽梦
【Windows Develop】 adder DL : 0: 实现译码的功能，如可以应用到交通等等日常生活设施中，实现指定的功能。-The realization of decoding functions, such as traffic, etc. can be applied to the daily life of facilities to achieve the specified function.
Update : 2024-05-19 Size : 1024 Publisher : 邱波
【VHDL-FPGA-Verilog】 adder_2 DL : 0: 这是一个加法器模块，实现用户所需要的加法功能-This is an adder module, the user needed to achieve additive function
Update : 2024-05-19 Size : 5120 Publisher : 邱波
【VHDL-FPGA-Verilog】 Adder_Verilog DL : 0: 对于Verilog初学者非常实用的代码，帮助了解许多常用的加法器-Very useful for beginners Verilog code to help understand the many commonly used adder
Update : 2024-05-19 Size : 2048 Publisher : 周士威
【OS Develop】 8MLPF DL : 0: a pdk module used in dds system-dds phase adder
Update : 2024-05-19 Size : 47104 Publisher : Wangyan
【Other】 add_sub DL : 0: basu verilog codes for adder subtracor etc
Update : 2024-05-19 Size : 21504 Publisher : cesariokhurmi
【VHDL-FPGA-Verilog】 HA DL : 0: half adder vhdl code
Update : 2024-05-19 Size : 1024 Publisher : mohsen
【VHDL-FPGA-Verilog】 FA_4 DL : 0: Full adder 4 vhdl code
Update : 2024-05-19 Size : 1024 Publisher : mohsen
【VHDL-FPGA-Verilog】 FA_8 DL : 0: Full adder 8 vhdl code
Update : 2024-05-19 Size : 1024 Publisher : mohsen
【VHDL-FPGA-Verilog】 FA_16 DL : 0: Full adder 16 vhdl code
Update : 2024-05-19 Size : 1024 Publisher : mohsen
【VHDL-FPGA-Verilog】 FA_32 DL : 0: Full adder 32 vhdl code
Update : 2024-05-19 Size : 1024 Publisher : mohsen
【Other】 adder DL : 0: 4位二进制数比较器，将两个4位二进制数进行比较-4-bit binary comparator, two four binary comparison
Update : 2024-05-19 Size : 201728 Publisher : 张辉
【SCM】 xhjz DL : 0: protel99se格式的，信号加载调理电路，用与防止信号加载时短路，原理参加加法电路设计-protel99se format, the signal conditioning circuit load, the load signal and to prevent short circuit, the principle of participation in the design of adder circuit
Update : 2024-05-19 Size : 698368 Publisher : david
【VHDL-FPGA-Verilog】 adder16b DL : 0: 潘松那本书上用vhdl语言描述的16位并入并处加法器-Pan book vhdl language used to describe the 16-bit adder into his
Update : 2024-05-19 Size : 142336 Publisher : xuhongteng
【VHDL-FPGA-Verilog】 traffic_lights DL : 0: Verilog语言3个程序，包括4位二进制的BCD码加法器，ALU位片，交通信号灯。既有源码也有word文档说明。-Verilog language three procedures, including 4-bit binary code of the BCD adder, ALU-bit chip, traffic lights. Only source documents that have word.
Update : 2024-05-19 Size : 1596416 Publisher : 郭函
【VHDL-FPGA-Verilog】 add_tree DL : 0: 本程序为加法树乘法器，计算16位读写地址，应用于LCD CSTN驱动芯片设计的SRAM的读写控制-This procedure for the adder tree multiplier, calculated 16-bit read and write address, used in LCD CSTN driver IC designed to control the SRAM s read and write
Update : 2024-05-19 Size : 439296 Publisher : 张小峰
【VHDL-FPGA-Verilog】 dds_first DL : 0: 用vhdl语言，通过加法器和寄存器实现fpga的dds功能-Using vhdl language, and register through the adder to achieve the fpga functional dds
Update : 2024-05-19 Size : 475136 Publisher : 邢旭
【VHDL-FPGA-Verilog】 counterjia23 DL : 0: 一个最基础的23进制加法计数器，学习VHDL一定会遇到的。-One of the most 23 hexadecimal adder based counters, learn VHDL will be encountered.
Update : 2024-05-19 Size : 1024 Publisher : xixi
【Other】 chengfaqi DL : 0: 本乘法器最大的特点是将乘法器分解为数个加法器，这样节省了大量的逻辑资源-The greatest feature of this multiplier is to break down a number multiplier adder, so that the logic of saving a great deal of resources
Update : 2024-05-19 Size : 854016 Publisher : xk

« 1 2 ... 41 42 43 44 45 4647 48 49 50 »