Pulse width modulation, VHDL coding, including QUARTUSII and ModelSim engineering and Testbench

脉冲宽度调制
............\an501.pdf
............\AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example
............\.............................................................\code
............\.............................................................\....\pwm_main.v
............\.............................................................\modelsim
............\.............................................................\........\pulse_width_modulator.cr.mti
............\.............................................................\........\pulse_width_modulator.mpf
............\.............................................................\........\pwm_main.v
............\.............................................................\........\pwm_sim.cr.mti
............\.............................................................\........\pwm_sim.mpf
............\.............................................................\........\test_pwm.v

............\.............................................................\........\wave.do

............\.............................................................\........\wave2.do

............\.............................................................\........\wave3.do

............\.............................................................\........\wave4.do

............\.............................................................\........\wave5.do
............\.............................................................\........\work
............\.............................................................\........\....\altufm_osc0_altufm_osc_1p3
............\.............................................................\........\....\..........................\verilog.asm
............\.............................................................\........\....\..........................\_primary.dat
............\.............................................................\........\....\..........................\_primary.vhd
............\.............................................................\........\....\clkgen
............\.............................................................\........\....\......\verilog.asm
............\.............................................................\........\....\......\_primary.dat
............\.............................................................\........\....\......\_primary.vhd
............\.............................................................\........\....\clk_gen
............\.............................................................\........\....\.......\verilog.asm
............\.............................................................\........\....\.......\_primary.dat
............\.............................................................\........\....\.......\_primary.vhd
............\.............................................................\........\....\dutycycle
............\.............................................................\........\....\.........\verilog.asm
............\.............................................................\........\....\.........\_primary.dat
............\.............................................................\........\....\.........\_primary.vhd
............\.............................................................\........\....\duty_cycle
............\.............................................................\........\....\..........\verilog.asm
............\.............................................................\........\....\..........\_primary.dat
............\.............................................................\........\....\..........\_primary.vhd
............\.............................................................\........\....\pwm_gen
............\.............................................................\........\....\.......\verilog.asm
............\.............................................................\........\....\.......\_primary.dat
............\.............

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．