Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog

UART_ise7_bak

  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2012-11-26
  • Size : 32kb
  • Downloaded :0次
  • Author :lee
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Introduction - If you have any usage issues, please Google them yourself
using FPGA full-duplex asynchronous serial port (UART), and PC communication. An initiation; 8 data spaces; One-stop; No Parity; Baud Rate for 2400,4800,9600, 11520 optional or variable (baud rate can be used to control keypad mode).
Packet file list
(Preview for download)
vhdl
....\example
....\.......\Chapter5 Sample
....\.......\...............\UART
....\.......\...............\....\automake.log
....\.......\...............\....\baudrate_generator.jhd
....\.......\...............\....\baudrate_generator.vhd
....\.......\...............\....\baudrate_generator_TB.jhd
....\.......\...............\....\baudrate_generator_TB.vhd
....\.......\...............\....\counter.jhd
....\.......\...............\....\counter.vhd
....\.......\...............\....\counter_TB.jhd
....\.......\...............\....\counter_TB.vhd
....\.......\...............\....\detector.jhd
....\.......\...............\....\detector.vhd
....\.......\...............\....\detector_TB.jhd
....\.......\...............\....\detector_TB.vhd
....\.......\...............\....\parity_verifier.jhd
....\.......\...............\....\parity_verifier.vhd
....\.......\...............\....\parity_verifier_TB.jhd
....\.......\...............\....\parity_verifier_TB.vhd
....\.......\...............\....\shift_register.jhd
....\.......\...............\....\shift_register.vhd
....\.......\...............\....\shift_register_TB.jhd
....\.......\...............\....\shift_register_TB.vhd
....\.......\...............\....\switch.jhd
....\.......\...............\....\switch.vhd
....\.......\...............\....\switch_bus.jhd
....\.......\...............\....\switch_bus.vhd
....\.......\...............\....\switch_bus_TB.jhd
....\.......\...............\....\switch_bus_TB.vhd
....\.......\...............\....\UART.npl
....\.......\...............\....\uart_core.jhd
....\.......\...............\....\uart_core.vhd
....\.......\...............\....\UART_PACKAGE.vhd
....\.......\...............\....\uart_top.jhd
....\.......\...............\....\uart_top.vhd
....\.......\...............\....\uart_top_tb.jhd
....\.......\...............\....\uart_top_tb.vhd
....\.......\...............\....\__projnav
....\.......\...............\....\.........\p00p5000.kis
....\.......\...............\....\.........\p00pi000.kis
....\.......\...............\....\.........\p00pl000.kis
....\.......\...............\....\.........\runXst_tcl.rsp
....\.......\...............\....\__projnav.log
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
DSSZ is the largest source code store in internet!
Contact us :
1999-2046 DSSZ All Rights Reserved.