operations for the realization of the experimental guidance of a book. document contains the original code and port settings (variable), with vrilog HDL programming, Xilinx ISE 6 simulation, and the actual circuit realization.

yunsuan
.......\adder-mdq
.......\.........\.untf
.......\.........\adder.bgn
.......\.........\adder.bit
.......\.........\adder.bld
.......\.........\adder.cmd_log
.......\.........\adder.dhp
.......\.........\adder.drc
.......\.........\adder.ipf
.......\.........\adder.ise
.......\.........\adder.ise_ISE_Backup
.......\.........\adder.lso
.......\.........\adder.mrp
.......\.........\adder.nc1
.......\.........\adder.ncd
.......\.........\adder.ngc
.......\.........\adder.ngd
.......\.........\adder.ngm
.......\.........\adder.ngr
.......\.........\adder.pad
.......\.........\adder.pad_txt
.......\.........\adder.par
.......\.........\adder.pcf
.......\.........\adder.placed_ncd_tracker
.......\.........\adder.prj
.......\.........\adder.routed_ncd_tracker
.......\.........\adder.stx
.......\.........\adder.syr
.......\.........\adder.twr
.......\.........\adder.twx
.......\.........\adder.ucf
.......\.........\adder.ucf.untf
.......\.........\adder.ut
.......\.........\adder.v
.......\.........\adder.xpi
.......\.........\adder_last_par.ncd
.......\.........\adder_map.ncd
.......\.........\adder_map.ngm
.......\.........\adder_pad.csv
.......\.........\adder_pad.txt
.......\.........\adder_summary.html
.......\.........\adder_vhdl.prj
.......\.........\bitgen.ut
.......\.........\xst
.......\.........\...\dump.xst
.......\.........\...\........\adder.prj
.......\.........\...\........\.........\ngx
.......\.........\...\........\.........\...\notopt
.......\.........\...\........\.........\...\opt
.......\.........\...\work
.......\.........\...\....\hdllib.ref
.......\.........\...\....\vlg54
.......\.........\...\....\.....\adder.bin
.......\.........\_impact.cmd
.......\.........\_ngo
.......\.........\....\netlist.lst
.......\.........\_xmsgs
.......\.........\__projnav
.......\.........\.........\adder.gfl
.......\.........\.........\adder.xst
.......\.........\.........\adder_flowplus.gfl
.......\.........\.........\adder_ncdTOut_tcl.rsp
.......\.........\.........\bitgen.rsp
.......\.........\.........\ednTOngd_tcl.rsp
.......\.........\.........\nc1TOncd_tcl.rsp
.......\.........\.........\parentEditConstraintsTextApp_tcl.rsp
.......\.........\.........\runXst_tcl.rsp
.......\.........\.........\sumrpt_tcl.rsp
.......\Spartan-II Data Sheets.pdf
.......\Xilinx ISE7[1].1入门导读.pdf
.......\基于EDA-IV实验箱的FPGA开发流程.pdf
.......\实验指导书.doc
.......\实验教学大纲及汇总格式.doc
.......\数字系统.txt

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．