Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog

USB2.0IP_core_Verilog

  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2012-11-26
  • Size : 202kb
  • Downloaded :0次
  • Author :张清平
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Introduction - If you have any usage issues, please Google them yourself
complete with verilog language development USB2.0 IP source code, including documentation, Simulation documents
Packet file list
(Preview for download)
USB2.0的IP核,包含文档和Verilog源码
...................................\usb_funct
...................................\.........\bench
...................................\.........\.....\CVS
...................................\.........\.....\...\Entries
...................................\.........\.....\...\Repository
...................................\.........\.....\...\Root
...................................\.........\.....\verilog
...................................\.........\.....\.......\CVS
...................................\.........\.....\.......\...\Entries
...................................\.........\.....\.......\...\Repository
...................................\.........\.....\.......\...\Root
...................................\.........\doc
...................................\.........\...\CVS
...................................\.........\...\...\Entries
...................................\.........\...\...\Repository
...................................\.........\...\...\Root
...................................\.........\...\README.txt
...................................\.........\...\STATUS.txt
...................................\.........\...\usb_doc.pdf
...................................\.........\rtl
...................................\.........\...\CVS
...................................\.........\...\...\Entries
...................................\.........\...\...\Repository
...................................\.........\...\...\Root
...................................\.........\...\verilog
...................................\.........\...\.......\CVS
...................................\.........\...\.......\...\Entries
...................................\.........\...\.......\...\Repository
...................................\.........\...\.......\...\Root
...................................\.........\...\.......\usbf_crc16.v
...................................\.........\...\.......\usbf_crc5.v
...................................\.........\...\.......\usbf_defines.v
...................................\.........\...\.......\usbf_ep_rf.v
...................................\.........\...\.......\usbf_ep_rf_dummy.v
...................................\.........\...\.......\usbf_idma.v
...................................\.........\...\.......\usbf_mem_arb.v
...................................\.........\...\.......\usbf_pa.v
...................................\.........\...\.......\usbf_pd.v
...................................\.........\...\.......\usbf_pe.v
...................................\.........\...\.......\usbf_pl.v
...................................\.........\...\.......\usbf_rf.v
...................................\.........\...\.......\usbf_top.v
...................................\.........\...\.......\usbf_utmi_if.v
...................................\.........\...\.......\usbf_utmi_ls.v
...................................\.........\...\.......\usbf_wb.v
...................................\.........\sim
...................................\.........\...\CVS
...................................\.........\...\...\Entries
...................................\.........\...\...\Repository
...................................\.........\...\...\Root
...................................\.........\...\rtl_sim
...................................\.........\...\.......\bin
...................................\.........\...\.......\...\CVS
...................................\.........\...\.......\...\...\Entries
...................................\.........\...\.......\...\...\Repository
...................................\.........\...\.......\...\...\Root
...................................\.........\...\.......\CVS
...................................\.........\...\.......\...\Entries
...................................\.........\...\.......\...\Repository
...................................\.........\...\.......\...\Root
...................................\.........\...\.......\run
...................................\.........\...\.......\...\CVS
...................................\.........\...\....
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
DSSZ is the largest source code store in internet!
Contact us :
1999-2046 DSSZ All Rights Reserved.