USB1.1 IP core for device control, written with hardware describing language of Verilog.

usb1.1
......\generic_fifos
......\.............\generic_fifos
......\.............\.............\generic_fifos
......\.............\.............\.............\bench
......\.............\.............\.............\.....\CVS
......\.............\.............\.............\.....\...\Entries
......\.............\.............\.............\.....\...\Repository
......\.............\.............\.............\.....\...\Root
......\.............\.............\.............\.....\verilog
......\.............\.............\.............\.....\.......\CVS
......\.............\.............\.............\.....\.......\...\Entries
......\.............\.............\.............\.....\.......\...\Repository
......\.............\.............\.............\.....\.......\...\Root
......\.............\.............\.............\.....\.......\test_bench_top.v
......\.............\.............\.............\CVS
......\.............\.............\.............\...\Entries
......\.............\.............\.............\...\Repository
......\.............\.............\.............\...\Root
......\.............\.............\.............\doc
......\.............\.............\.............\...\CVS
......\.............\.............\.............\...\...\Entries
......\.............\.............\.............\...\...\Repository
......\.............\.............\.............\...\...\Root
......\.............\.............\.............\...\README.txt
......\.............\.............\.............\rtl
......\.............\.............\.............\...\CVS
......\.............\.............\.............\...\...\Entries
......\.............\.............\.............\...\...\Repository
......\.............\.............\.............\...\...\Root
......\.............\.............\.............\...\verilog
......\.............\.............\.............\...\.......\CVS
......\.............\.............\.............\...\.......\...\Entries
......\.............\.............\.............\...\.......\...\Repository
......\.............\.............\.............\...\.......\...\Root
......\.............\.............\.............\...\.......\generic_fifo_dc.v
......\.............\.............\.............\...\.......\generic_fifo_dc_gray.v
......\.............\.............\.............\...\.......\generic_fifo_lfsr.v
......\.............\.............\.............\...\.......\generic_fifo_sc_a.v
......\.............\.............\.............\...\.......\generic_fifo_sc_b.v
......\.............\.............\.............\...\.......\lfsr.v
......\.............\.............\.............\...\.......\timescale.v
......\.............\.............\.............\sim
......\.............\.............\.............\...\CVS
......\.............\.............\.............\...\...\Entries
......\.............\.............\.............\...\...\Repository
......\.............\.............\.............\...\...\Root
......\.............\.............\.............\...\rtl_sim
......\.............\.............\.............\...\.......\bin
......\.............\.............\.............\...\.......\...\CVS
......\.............\.............\.............\...\.......\...\...\Entries
......\.............\.............\.............\...\.......\...\...\Repository
......\.............\.............\.............\...\.......\...\...\Root
......\.............\.............\.............\...\.......\...\Makefile
......\.............\.............\.............\...\.......\CVS
......\.............\.............\.............\...\.......\...\Entries
......\.............\.............\.............\...\.......\...\Repository
......\.............\.............\.............\...\.......\...\Root
......\.............\.............\.............\...\.......\run
......\.............\.............\.............\...\.......\...\CVS
......\.............\.............\.............\...\.......\...\...\Entries
......\.............\.............\.............\...\.......\...\...\Repository
......\.............\.............\.............\...

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．