In the design experiment box with 320x240 screen, the sinusoidal wave, amplitude modulation waveform and sweep frequency are generated.

Packet : 73462673dds-320-func.rar filelist
DDS-320-func\DDS演示程序的操作说明.txt
DDS-320-func\_desktop.ini
DDS-320-func\dds--C\dds
DDS-320-func\dds--C\dds.M51
DDS-320-func\dds--C\dds.Opt
DDS-320-func\dds--C\dds.plg
DDS-320-func\dds--C\dds.Uv2
DDS-320-func\dds--C\dds_320_func
DDS-320-func\dds--C\dds_320_func.hex
DDS-320-func\dds--C\dds_320_func.M51
DDS-320-func\dds--C\dds_320_func.plg
DDS-320-func\dds--C\display_320_240.c
DDS-320-func\dds--C\display_320_240.LST
DDS-320-func\dds--C\display_320_240.OBJ
DDS-320-func\dds--C\display_fun.h
DDS-320-func\dds--C\sweep_320_240.c
DDS-320-func\dds--C\sweep_320_240.LST
DDS-320-func\dds--C\sweep_320_240.OBJ
DDS-320-func\dds--C\wave.h
DDS-320-func\dds--C\ziku.h
DDS-320-func\dds--C\_desktop.ini
DDS-320-func\dds--FPGA\cmdctrl.acf
DDS-320-func\dds--FPGA\cmdctrl.cnf
DDS-320-func\dds--FPGA\cmdctrl.fit
DDS-320-func\dds--FPGA\cmdctrl.hex
DDS-320-func\dds--FPGA\cmdctrl.hif
DDS-320-func\dds--FPGA\cmdctrl.mmf
DDS-320-func\dds--FPGA\cmdctrl.ndb
DDS-320-func\dds--FPGA\cmdctrl.pin
DDS-320-func\dds--FPGA\cmdctrl.pof
DDS-320-func\dds--FPGA\cmdctrl.rpt
DDS-320-func\dds--FPGA\cmdctrl.scf
DDS-320-func\dds--FPGA\cmdctrl.snf
DDS-320-func\dds--FPGA\cmdctrl.sof
DDS-320-func\dds--FPGA\CmdCtrl.sym
DDS-320-func\dds--FPGA\cmdctrl.ttf
DDS-320-func\dds--FPGA\CmdCtrl.v
DDS-320-func\dds--FPGA\kbscan(1).cnf
DDS-320-func\dds--FPGA\kbscan(2).cnf
DDS-320-func\dds--FPGA\kbscan(3).cnf
DDS-320-func\dds--FPGA\kbscan(4).cnf
DDS-320-func\dds--FPGA\kbscan.acf
DDS-320-func\dds--FPGA\kbscan.cnf
DDS-320-func\dds--FPGA\kbscan.fit
DDS-320-func\dds--FPGA\kbscan.hex
DDS-320-func\dds--FPGA\kbscan.hif
DDS-320-func\dds--FPGA\kbscan.mmf
DDS-320-func\dds--FPGA\kbscan.ndb
DDS-320-func\dds--FPGA\kbscan.pin
DDS-320-func\dds--FPGA\kbscan.pof
DDS-320-func\dds--FPGA\kbscan.rpt
DDS-320-func\dds--FPGA\kbscan.scf
DDS-320-func\dds--FPGA\kbscan.snf
DDS-320-func\dds--FPGA\kbscan.sof
DDS-320-func\dds--FPGA\KBSCAN.sym
DDS-320-func\dds--FPGA\kbscan.ttf
DDS-320-func\dds--FPGA\kbscan.vhd
DDS-320-func\dds--FPGA\LIB.DLS
DDS-320-func\dds--FPGA\mainctrl(1).cnf
DDS-320-func\dds--FPGA\mainctrl(10).cnf
DDS-320-func\dds--FPGA\mainctrl(11).cnf
DDS-320-func\dds--FPGA\mainctrl(12).cnf
DDS-320-func\dds--FPGA\mainctrl(13).cnf
DDS-320-func\dds--FPGA\mainctrl(14).cnf
DDS-320-func\dds--FPGA\mainctrl(15).cnf
DDS-320-func\dds--FPGA\mainctrl(16).cnf
DDS-320-func\dds--FPGA\mainctrl(17).cnf
DDS-320-func\dds--FPGA\mainctrl(18).cnf
DDS-320-func\dds--FPGA\mainctrl(19).cnf
DDS-320-func\dds--FPGA\mainctrl(2).cnf
DDS-320-func\dds--FPGA\mainctrl(20).cnf
DDS-320-func\dds--FPGA\mainctrl(21).cnf
DDS-320-func\dds--FPGA\mainctrl(22).cnf
DDS-320-func\dds--FPGA\mainctrl(23).cnf
DDS-320-func\dds--FPGA\mainctrl(24).cnf
DDS-320-func\dds--FPGA\mainctrl(25).cnf
DDS-320-func\dds--FPGA\mainctrl(26).cnf
DDS-320-func\dds--FPGA\mainctrl(27).cnf
DDS-320-func\dds--FPGA\mainctrl(28).cnf
DDS-320-func\dds--FPGA\mainctrl(29).cnf
DDS-320-func\dds--FPGA\mainctrl(3).cnf
DDS-320-func\dds--FPGA\mainctrl(30).cnf
DDS-320-func\dds--FPGA\mainctrl(31).cnf
DDS-320-func\dds--FPGA\mainctrl(32).cnf
DDS-320-func\dds--FPGA\mainctrl(33).cnf
DDS-320-func\dds--FPGA\mainctrl(34).cnf
DDS-320-func\dds--FPGA\mainctrl(4).cnf
DDS-320-func\dds--FPGA\mainctrl(5).cnf
DDS-320-func\dds--FPGA\mainctrl(6).cnf
DDS-320-func\dds--FPGA\mainctrl(7).cnf
DDS-320-func\dds--FPGA\mainctrl(8).cnf
DDS-320-func\dds--FPGA\mainctrl(9).cnf
DDS-320-func\dds--FPGA\mainctrl.acf
DDS-320-func\dds--FPGA\mainctrl.cnf
DDS-320-func\dds--FPGA\mainctrl.fit
DDS-320-func\dds--FPGA\mainctrl.hex
DDS-320-func\dds--FPGA\mainctrl.hif
DDS-320-func\dds--FPGA\mainctrl.mmf
DDS-320-func\dds--FPGA\mainctrl.ndb
DDS-320-func\dds--FPGA\mainctrl.pin
DDS-320-func\dds--FPGA\mainctrl.pof
DDS-320-func\dds--FPGA\mainctrl.rpt
DDS-320-func\dds--FPGA\mainctrl.scf
DDS-320-func\dds--FPGA\mainctrl.snf
DDS-320-func\dds--FPGA\mainctrl.sof
DDS-320-func\dds--FPGA\mainctrl.sym
DDS-320-func\dds--FPGA\mainctrl.ttf
DDS-320-func\dds--FPGA\mainctrl.v
DDS-320-func\dds--FPGA\modsel.acf
DDS-320-func\dds--FPGA\modsel.cnf
DDS-320-func\dds--FPGA\modsel.fit
DDS-320-func\dds--FPGA\modsel.hex
DDS-320-func\dds--FPGA\modsel.hif
DDS-320-func\dds--FPGA\modsel.mmf
DDS-320-func\dds--FPGA\modsel.ndb
DDS-320-func\dds--FPGA\modsel.pin
DDS-320-func\dds--FPGA\modsel.pof
DDS-320-func\dds--FPGA\modsel.rpt
DDS-320-func\dds--FPGA\modsel.scf
DDS-320-func\dds--FPGA\modsel.snf
DDS-320-func\dds--FPGA\modsel.sof
DDS-320-func\dds--FPGA\ModSel.sym
DDS-320-func\dds--FPGA\modsel.ttf
DDS-320-func\dds--FPGA\ModSel.v
DDS-320-func\dds--FPGA\myctrl.acf
DDS-320-func\dds--FPGA\myctrl.hif
DDS-320-func\dds--FPGA\myctrl.mmf
DDS-320-func\dds--FPGA\myctrl.v
DDS-320-func\dds--FPGA\mytest(1).cnf
DDS-320-func\dds--FPGA\mytest(10).cnf
DDS-320-func\dds--FPGA\mytest(11).cnf
DDS-320-func\dds--FPGA\mytest(12).cnf
DDS-320-func\dds--FPGA\mytest(13).cnf
DDS-320-func\dds--FPGA\mytest(14).cnf
DDS-320-func\dds--FPGA\mytest(15).cnf
DDS-320-func\dds--FPGA\mytest(16).cnf
DDS-320-func\dds--FPGA\mytest(17).cnf
DDS-320-func\dds--FPGA\mytest(18).cnf
DDS-320-func\dds--FPGA\mytest(19).cnf
DDS-320-func\dds--FPGA\mytest(2).cnf
DDS-320-func\dds--FPGA\mytest(20).cnf
DDS-320-func\dds--FPGA\mytest(21).cnf
DDS-320-func\dds--FPGA\mytest(22).cnf
DDS-320-func\dds--FPGA\mytest(23).cnf
DDS-320-func\dds--FPGA\mytest(24).cnf
DDS-320-func\dds--FPGA\mytest(25).cnf
DDS-320-func\dds--FPGA\mytest(26).cnf
DDS-320-func\dds--FPGA\mytest(27).cnf
DDS-320-func\dds--FPGA\mytest(28).cnf
DDS-320-func\dds--FPGA\mytest(29).cnf
DDS-320-func\dds--FPGA\mytest(3).cnf
DDS-320-func\dds--FPGA\mytest(30).cnf
DDS-320-func\dds--FPGA\mytest(31).cnf
DDS-320-func\dds--FPGA\mytest(32).cnf
DDS-320-func\dds--FPGA\mytest(33).cnf
DDS-320-func\dds--FPGA\mytest(34).cnf
DDS-320-func\dds--FPGA\mytest(35).cnf
DDS-320-func\dds--FPGA\mytest(36).cnf
DDS-320-func\dds--FPGA\mytest(37).cnf
DDS-320-func\dds--FPGA\mytest(38).cnf
DDS-320-func\dds--FPGA\mytest(39).cnf
DDS-320-func\dds--FPGA\mytest(4).cnf
DDS-320-func\dds--FPGA\mytest(40).cnf
DDS-320-func\dds--FPGA\mytest(41).cnf
DDS-320-func\dds--FPGA\mytest(42).cnf
DDS-320-func\dds--FPGA\mytest(43).cnf
DDS-320-func\dds--FPGA\mytest(44).cnf
DDS-320-func\dds--FPGA\mytest(45).cnf
DDS-320-func\dds--FPGA\mytest(46).cnf
DDS-320-func\dds--FPGA\mytest(47).cnf
DDS-320-func\dds--FPGA\mytest(48).cnf
DDS-320-func\dds--FPGA\mytest(49).cnf
DDS-320-func\dds--FPGA\mytest(5).cnf
DDS-320-func\dds--FPGA\mytest(50).cnf
DDS-320-func\dds--FPGA\mytest(6).cnf
DDS-320-func\dds--FPGA\mytest(7).cnf
DDS-320-func\dds--FPGA\mytest(8).cnf
DDS-320-func\dds--FPGA\mytest(9).cnf
DDS-320-func\dds--FPGA\mytest.acf
DDS-320-func\dds--FPGA\mytest.cnf
DDS-320-func\dds--FPGA\mytest.fit
DDS-320-func\dds--FPGA\mytest.gdf
DDS-320-func\dds--FPGA\mytest.hex
DDS-320-func\dds--FPGA\mytest.hif
DDS-320-func\dds--FPGA\mytest.mmf
DDS-320-func\dds--FPGA\mytest.ndb
DDS-320-func\dds--FPGA\mytest.pin
DDS-320-func\dds--FPGA\mytest.pof
DDS-320-func\dds--FPGA\mytest.rpt
DDS-320-func\dds--FPGA\mytest.scf
DDS-320-func\dds--FPGA\mytest.snf
DDS-320-func\dds--FPGA\mytest.sof
DDS-320-func\dds--FPGA\mytest.sym
DDS-320-func\dds--FPGA\mytest.tdf
DDS-320-func\dds--FPGA\mytest.ttf
DDS-320-func\dds--FPGA\mytest.v
DDS-320-func\dds--FPGA\phaserom1.cmp
DDS-320-func\dds--FPGA\phaserom1.inc
DDS-320-func\dds--FPGA\phaserom1.sym
DDS-320-func\dds--FPGA\phaserom1.v
DDS-320-func\dds--FPGA\phaserom1_bb.v
DDS-320-func\dds--FPGA\phaserom1_inst.v
DDS-320-func\dds--FPGA\phaserom2.cmp
DDS-320-func\dds--FPGA\phaserom2.inc
DDS-320-func\dds--FPGA\phaserom2.sym
DDS-320-func\dds--FPGA\phaserom2.v
DDS-320-func\dds--FPGA\phaserom2_bb.v
DDS-320-func\dds--FPGA\phaserom2_inst.v
DDS-320-func\dds--FPGA\phaserom3.cmp
DDS-320-func\dds--FPGA\phaserom3.inc
DDS-320-func\dds--FPGA\phaserom3.sym
DDS-320-func\dds--FPGA\phaserom3.v
DDS-320-func\dds--FPGA\phaserom3_bb.v
DDS-320-func\dds--FPGA\phaserom3_inst.v
DDS-320-func\dds--FPGA\pr.acf
DDS-320-func\dds--FPGA\pr.hif
DDS-320-func\dds--FPGA\pr.mif
DDS-320-func\dds--FPGA\pr1.acf
DDS-320-func\dds--FPGA\pr1.hif
DDS-320-func\dds--FPGA\pr2.acf
DDS-320-func\dds--FPGA\pr2.hif
DDS-320-func\dds--FPGA\pr2.mif
DDS-320-func\dds--FPGA\pr3.acf
DDS-320-func\dds--FPGA\pr3.hif
DDS-320-func\dds--FPGA\pr3.mif
DDS-320-func\dds--FPGA\U0586814.DLS
DDS-320-func\dds--FPGA\U0591925.DLS
DDS-320-func\dds--FPGA\U2993218.DLS
DDS-320-func\dds--FPGA\U3595094.DLS
DDS-320-func\dds--FPGA\U3764425.DLS
DDS-320-func\dds--FPGA\U4836290.DLS
DDS-320-func\dds--FPGA\U6488575.DLS
DDS-320-func\dds--FPGA\U7908037.DLS
DDS-320-func\dds--FPGA\U9244932.DLS
DDS-320-func\dds--FPGA\U9514177.DLS
DDS-320-func\dds--FPGA\_desktop.ini
DDS-320-func\dds--C
DDS-320-func\dds--FPGA
DDS-320-func

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．