Introduction - If you have any usage issues, please Google them yourself
There is a FIR filter VHDL language specific features which are detailed introduction to the graduate designers helpful
Packet : 29782202firverilog.rar filelist
fir滤波器的Verilog程序.doc