Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop ARM-PowerPC-ColdFire-MIPS
  • Category : ARM-PowerPC-ColdFire-MIPS
  • Tags :
  • Update : 2013-12-11
  • Size : 9.83mb
  • Downloaded :0次
  • Author :云海
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Introduction - If you have any usage issues, please Google them yourself
processor of on-chip
Packet file list
(Preview for download)


minsoc\branches\rc-1.0\backend\altera_3c25_board\altera_3c25_board.ucf
......\........\......\.......\.................\board.h
......\........\......\.......\.................\configure
......\........\......\.......\.................\gcc-opt.mk
......\........\......\.......\.................\minsoc_bench_defines.v
......\........\......\.......\.................\minsoc_defines.v
......\........\......\.......\.................\orp.ld
......\........\......\.......\spartan3a_dsp_kit\board.h
......\........\......\.......\.................\configure
......\........\......\.......\.................\gcc-opt.mk
......\........\......\.......\.................\minsoc_bench_defines.v
......\........\......\.......\.................\minsoc_defines.v
......\........\......\.......\.................\or1200_defines.v
......\........\......\.......\.................\orp.ld
......\........\......\.......\.................\spartan3a_dsp_kit.ucf
......\........\......\.......\........e_starter_kit\board.h
......\........\......\.......\.....................\configure
......\........\......\.......\.....................\gcc-opt.mk
......\........\......\.......\.....................\minsoc_bench_defines.v
......\........\......\.......\.....................\minsoc_defines.v
......\........\......\.......\.....................\or1200_defines.v
......\........\......\.......\.....................\orp.ld
......\........\......\.......\.....................\spartan3e_starter_kit.ucf
......\........\......\.......\.td\board.h
......\........\......\.......\...\configure
......\........\......\.......\...\gcc-opt.mk
......\........\......\.......\...\minsoc_bench_defines.v
......\........\......\.......\...\minsoc_defines.v
......\........\......\.......\...\orp.ld
......\........\......\.......\ug257\board.h
......\........\......\.......\.....\configure
......\........\......\.......\.....\gcc-opt.mk
......\........\......\.......\.....\minsoc_bench_defines.v
......\........\......\.......\.....\minsoc_defines.v
......\........\......\.......\.....\or1200_defines.v
......\........\......\.......\.....\orp.ld
......\........\......\.......\.....\ug257.ucf
......\........\......\.ench\verilog\minsoc_bench.v
......\........\......\.....\.......\minsoc_memory_model.v
......\........\......\.....\.......\sim_lib\fpga_memory_primitives.v
......\........\......\.....\.......\vpi\dbg_comm_vpi.v
......\........\......\doc\lgpl-3.0.txt
......\........\......\...\minsoc.pdf
......\........\......\...\README.txt
......\........\......\...\src\minsoc.odt
......\........\......\...\...\figures\or1200.gif
......\........\......\...\...\.......\soc.odg
......\........\......\prj\Makefile
......\........\......\...\scripts\altvhdprj.sh
......\........\......\...\.......\altvprj.sh
......\........\......\...\.......\simverilog.sh
......\........\......\...\.......\simvhdl.sh
......\........\......\...\.......\xilinxprj.sh
......\........\......\...\.......\xilinxxst.sh
......\........\......\...\.rc\adbg_top.prj
......\........\......\...\...\altera_virtual_jtag.prj
......\........\......\...\...\ethmac.prj
......\........\......\...\...\jtag_top.prj
......\........\......\...\...\minsoc_bench.prj
......\........\......\...\...\minsoc_top.prj
......\........\......\...\...\or1200_top.prj
......\........\......\...\...\uart_top.prj
......\........\......\...\...\blackboxes\adbg_top.v
......\........\......\...\...\..........\ethmac.v
......\........\......\...\...\..........\or1200_top.v
......\........\......\...\...\..........\uart_top.v
......\........\......\rtl\verilog\altera_pll.v
......\........\......\...\.......\minsoc_clock_manager.v
......\........\......\...\.......\minsoc_onchip_ram.v
......\........\......\...\.......\minsoc_onchip_ram_top.v
......\........\......\...\.......\minsoc_tc_top.v
......\........\......\...\.......\minsoc_top.v
......\........\......\...\.......\minsoc_xilinx_internal_jtag.v
......\........\......\...\.......\timescale.v
......\........\......\...\.......\xilinx_dcm.v
......\........\......\...\.......\minsoc_s
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
DSSZ is the largest source code store in internet!
Contact us :
1999-2046 DSSZ All Rights Reserved.