Design FPGA circuits to analog the multifunctional electronic table work process, the following functions: (1) digital clock count: 00 points from 00:00 to 23: 59:59 (2) digital the stopwatch (3) to adjust the time (4 ) set the alarm clock, can set two alarm clock, alarm time to remind reminder time for 20 seconds, then press the A key, the alarm clock lifted reminder, if you hold down the B button, snooze alert. But three minutes later repeated reminder. If the alarm goes off, no buttons, sound finished 20 seconds after the pause, and then the same three minutes after the re-remind once. (5) The date is set. Can be set to the current date, such as the August 20, 2012.

final\db\prev_cmp_state_ctr.asm.qmsg
.....\..\prev_cmp_state_ctr.fit.qmsg
.....\..\prev_cmp_state_ctr.map.qmsg
.....\..\prev_cmp_state_ctr.qmsg
.....\..\prev_cmp_state_ctr.tan.qmsg
.....\..\prev_cmp_test.asm.qmsg
.....\..\prev_cmp_test.fit.qmsg
.....\..\prev_cmp_test.map.qmsg
.....\..\prev_cmp_test.qmsg
.....\..\prev_cmp_test.sim.qmsg
.....\..\prev_cmp_test.tan.qmsg
.....\..\state_ctr.asm.qmsg
.....\..\state_ctr.asm_labs.ddb
.....\..\state_ctr.cbx.xml
.....\..\state_ctr.cmp.bpm
.....\..\state_ctr.cmp.cdb
.....\..\state_ctr.cmp.ecobp
.....\..\state_ctr.cmp.hdb
.....\..\state_ctr.cmp.logdb
.....\..\state_ctr.cmp.rdb
.....\..\state_ctr.cmp.tdb
.....\..\state_ctr.cmp0.ddb
.....\..\state_ctr.cmp_bb.cdb
.....\..\state_ctr.cmp_bb.hdb
.....\..\state_ctr.cmp_bb.logdb
.....\..\state_ctr.cmp_bb.rcf
.....\..\state_ctr.dbp
.....\..\state_ctr.db_info
.....\..\state_ctr.eco.cdb
.....\..\state_ctr.eds_overflow
.....\..\state_ctr.fit.qmsg
.....\..\state_ctr.fnsim.cdb
.....\..\state_ctr.fnsim.hdb
.....\..\state_ctr.fnsim.qmsg
.....\..\state_ctr.hier_info
.....\..\state_ctr.hif
.....\..\state_ctr.map.bpm
.....\..\state_ctr.map.cdb
.....\..\state_ctr.map.ecobp
.....\..\state_ctr.map.hdb
.....\..\state_ctr.map.logdb
.....\..\state_ctr.map.qmsg
.....\..\state_ctr.map_bb.cdb
.....\..\state_ctr.map_bb.hdb
.....\..\state_ctr.map_bb.logdb
.....\..\state_ctr.pre_map.cdb
.....\..\state_ctr.pre_map.hdb
.....\..\state_ctr.psp
.....\..\state_ctr.pss
.....\..\state_ctr.rtlv.hdb
.....\..\state_ctr.rtlv_sg.cdb
.....\..\state_ctr.rtlv_sg_swap.cdb
.....\..\state_ctr.sgdiff.cdb
.....\..\state_ctr.sgdiff.hdb
.....\..\state_ctr.signalprobe.cdb
.....\..\state_ctr.sim.cvwf
.....\..\state_ctr.sim.hdb
.....\..\state_ctr.sim.qmsg
.....\..\state_ctr.sim.rdb
.....\..\state_ctr.simfam
.....\..\state_ctr.sld_design_entry.sci
.....\..\state_ctr.sld_design_entry_dsc.sci
.....\..\state_ctr.smp_dump.txt
.....\..\state_ctr.syn_hier_info
.....\..\state_ctr.tan.qmsg
.....\..\state_ctr.tis_db_list.ddb
.....\..\test.asm.qmsg
.....\..\test.asm_labs.ddb
.....\..\test.cbx.xml
.....\..\test.cmp.bpm
.....\..\test.cmp.cdb
.....\..\test.cmp.ecobp
.....\..\test.cmp.hdb
.....\..\test.cmp.logdb
.....\..\test.cmp.rdb
.....\..\test.cmp.tdb
.....\..\test.cmp0.ddb
.....\..\test.cmp_bb.cdb
.....\..\test.cmp_bb.hdb
.....\..\test.cmp_bb.logdb
.....\..\test.cmp_bb.rcf
.....\..\test.dbp
.....\..\test.db_info
.....\..\test.eco.cdb
.....\..\test.eds_overflow
.....\..\test.fit.qmsg
.....\..\test.fnsim.hdb
.....\..\test.fnsim.qmsg
.....\..\test.hier_info
.....\..\test.hif
.....\..\test.map.bpm
.....\..\test.map.cdb
.....\..\test.map.ecobp
.....\..\test.map.hdb
.....\..\test.map.logdb
.....\..\test.map.qmsg
.....\..\test.map_bb.cdb
.....\..\test.map_bb.hdb
.....\..\test.map_bb.logdb
.....\..\test.pre_map.cdb

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．