I produced eight CPU, has a simple addition and subtraction, input and output operations, I hope everyone use

Packet : 119128669cpu.rar filelist
80386.zip
IT51_src[1].tar.gz
openrisc1200\or1k\or1200\CVS\Root
openrisc1200\or1k\or1200\CVS\Repository
openrisc1200\or1k\or1200\CVS\Entries
openrisc1200\or1k\or1200\CVS
openrisc1200\or1k\or1200\bench\CVS\Root
openrisc1200\or1k\or1200\bench\CVS\Repository
openrisc1200\or1k\or1200\bench\CVS\Entries
openrisc1200\or1k\or1200\bench\CVS
openrisc1200\or1k\or1200\bench\README
openrisc1200\or1k\or1200\bench
openrisc1200\or1k\or1200\doc\CVS\Root
openrisc1200\or1k\or1200\doc\CVS\Repository
openrisc1200\or1k\or1200\doc\CVS\Entries
openrisc1200\or1k\or1200\doc\CVS
openrisc1200\or1k\or1200\doc\or1200_spec.doc
openrisc1200\or1k\or1200\doc\or1200_spec.pdf
openrisc1200\or1k\or1200\doc
openrisc1200\or1k\or1200\lib\CVS\Root
openrisc1200\or1k\or1200\lib\CVS\Repository
openrisc1200\or1k\or1200\lib\CVS\Entries
openrisc1200\or1k\or1200\lib\CVS
openrisc1200\or1k\or1200\lib\README
openrisc1200\or1k\or1200\lib
openrisc1200\or1k\or1200\lint\CVS\Root
openrisc1200\or1k\or1200\lint\CVS\Repository
openrisc1200\or1k\or1200\lint\CVS\Entries
openrisc1200\or1k\or1200\lint\CVS
openrisc1200\or1k\or1200\lint\bin\CVS\Root
openrisc1200\or1k\or1200\lint\bin\CVS\Repository
openrisc1200\or1k\or1200\lint\bin\CVS\Entries
openrisc1200\or1k\or1200\lint\bin\CVS
openrisc1200\or1k\or1200\lint\bin\README
openrisc1200\or1k\or1200\lint\bin\run_lint
openrisc1200\or1k\or1200\lint\bin
openrisc1200\or1k\or1200\lint\log\CVS\Root
openrisc1200\or1k\or1200\lint\log\CVS\Repository
openrisc1200\or1k\or1200\lint\log\CVS\Entries
openrisc1200\or1k\or1200\lint\log\CVS
openrisc1200\or1k\or1200\lint\log\README
openrisc1200\or1k\or1200\lint\log
openrisc1200\or1k\or1200\lint\run\CVS\Root
openrisc1200\or1k\or1200\lint\run\CVS\Repository
openrisc1200\or1k\or1200\lint\run\CVS\Entries
openrisc1200\or1k\or1200\lint\run\CVS
openrisc1200\or1k\or1200\lint\run\README
openrisc1200\or1k\or1200\lint\run
openrisc1200\or1k\or1200\lint
openrisc1200\or1k\or1200\rtl\CVS\Root
openrisc1200\or1k\or1200\rtl\CVS\Repository
openrisc1200\or1k\or1200\rtl\CVS\Entries
openrisc1200\or1k\or1200\rtl\CVS
openrisc1200\or1k\or1200\rtl\verilog\CVS\Root
openrisc1200\or1k\or1200\rtl\verilog\CVS\Repository
openrisc1200\or1k\or1200\rtl\verilog\CVS\Entries
openrisc1200\or1k\or1200\rtl\verilog\CVS
openrisc1200\or1k\or1200\rtl\verilog\or1200_alu.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_amultp2_32x32.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_cfgr.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_cpu.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_ctrl.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_dc_fsm.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_dc_ram.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_dc_tag.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_dc_top.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_defines.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_dmmu_tlb.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_dmmu_top.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_dpram_256x32.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_dpram_32x32.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_du.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_except.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_freeze.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_genpc.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_gmultp2_32x32.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_ic_fsm.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_ic_ram.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_ic_tag.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_ic_top.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_if.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_immu_tlb.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_immu_top.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_iwb_biu.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_lsu.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_mem2reg.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_mult_mac.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_operandmuxes.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_pic.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_pm.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_qmem_top.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_reg2mem.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_rf.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_rfram_generic.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_sb.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_sb_fifo.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_spram_1024x32.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_spram_1024x32_bw.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_spram_1024x8.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_spram_128x32.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_spram_2048x32.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_spram_2048x32_bw.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_spram_2048x8.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_spram_256x21.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_spram_32x24.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_spram_512x20.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_spram_64x14.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_spram_64x22.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_spram_64x24.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_sprs.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_top.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_tpram_32x32.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_tt.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_wb_biu.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_wbmux.v
openrisc1200\or1k\or1200\rtl\verilog\or1200_xcv_ram32x8d.v
openrisc1200\or1k\or1200\rtl\verilog\timescale.v
openrisc1200\or1k\or1200\rtl\verilog
openrisc1200\or1k\or1200\rtl
openrisc1200\or1k\or1200\sim\CVS\Root
openrisc1200\or1k\or1200\sim\CVS\Repository
openrisc1200\or1k\or1200\sim\CVS\Entries
openrisc1200\or1k\or1200\sim\CVS
openrisc1200\or1k\or1200\sim\README
openrisc1200\or1k\or1200\sim
openrisc1200\or1k\or1200\syn\CVS\Root
openrisc1200\or1k\or1200\syn\CVS\Repository
openrisc1200\or1k\or1200\syn\CVS\Entries
openrisc1200\or1k\or1200\syn\CVS
openrisc1200\or1k\or1200\syn\gate\CVS\Root
openrisc1200\or1k\or1200\syn\gate\CVS\Repository
openrisc1200\or1k\or1200\syn\gate\CVS\Entries
openrisc1200\or1k\or1200\syn\gate\CVS
openrisc1200\or1k\or1200\syn\gate
openrisc1200\or1k\or1200\syn\logs\CVS\Root
openrisc1200\or1k\or1200\syn\logs\CVS\Repository
openrisc1200\or1k\or1200\syn\logs\CVS\Entries
openrisc1200\or1k\or1200\syn\logs\CVS
openrisc1200\or1k\or1200\syn\logs
openrisc1200\or1k\or1200\syn\scr\CVS\Root
openrisc1200\or1k\or1200\syn\scr\CVS\Repository
openrisc1200\or1k\or1200\syn\scr\CVS\Entries
openrisc1200\or1k\or1200\syn\scr\CVS
openrisc1200\or1k\or1200\syn\scr
openrisc1200\or1k\or1200\syn\synopsys\CVS\Root
openrisc1200\or1k\or1200\syn\synopsys\CVS\Repository
openrisc1200\or1k\or1200\syn\synopsys\CVS\Entries
openrisc1200\or1k\or1200\syn\synopsys\CVS
openrisc1200\or1k\or1200\syn\synopsys\bin\CVS\Root
openrisc1200\or1k\or1200\syn\synopsys\bin\CVS\Repository
openrisc1200\or1k\or1200\syn\synopsys\bin\CVS\Entries
openrisc1200\or1k\or1200\syn\synopsys\bin\CVS
openrisc1200\or1k\or1200\syn\synopsys\bin\README
openrisc1200\or1k\or1200\syn\synopsys\bin\read_design.inc
openrisc1200\or1k\or1200\syn\synopsys\bin\run_syn
openrisc1200\or1k\or1200\syn\synopsys\bin\top.scr
openrisc1200\or1k\or1200\syn\synopsys\bin
openrisc1200\or1k\or1200\syn\synopsys\log\CVS\Root
openrisc1200\or1k\or1200\syn\synopsys\log\CVS\Repository
openrisc1200\or1k\or1200\syn\synopsys\log\CVS\Entries
openrisc1200\or1k\or1200\syn\synopsys\log\CVS
openrisc1200\or1k\or1200\syn\synopsys\log\README
openrisc1200\or1k\or1200\syn\synopsys\log
openrisc1200\or1k\or1200\syn\synopsys\out\CVS\Root
openrisc1200\or1k\or1200\syn\synopsys\out\CVS\Repository
openrisc1200\or1k\or1200\syn\synopsys\out\CVS\Entries
openrisc1200\or1k\or1200\syn\synopsys\out\CVS
openrisc1200\or1k\or1200\syn\synopsys\out\README
openrisc1200\or1k\or1200\syn\synopsys\out
openrisc1200\or1k\or1200\syn\synopsys\run\CVS\Root
openrisc1200\or1k\or1200\syn\synopsys\run\CVS\Repository
openrisc1200\or1k\or1200\syn\synopsys\run\CVS\Entries
openrisc1200\or1k\or1200\syn\synopsys\run\CVS
openrisc1200\or1k\or1200\syn\synopsys\run\README
openrisc1200\or1k\or1200\syn\synopsys\run
openrisc1200\or1k\or1200\syn\synopsys
openrisc1200\or1k\or1200\syn
openrisc1200\or1k\or1200
openrisc1200\or1k
openrisc1200
8051core-Verilog.zip
8088verilog.zip
8088vhdl.zip

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．