Introduction - If you have any usage issues, please Google them yourself
this is a package of three projects, low-vth, high-vth, and optimum architecture vth four bit full adder design. In the environment of Cadence and then simulated in Hspice and linked to VIVA at last we use the nanosim.