Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog

ddr_verilog_xilinx

  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2012-11-26
  • Size : 665kb
  • Downloaded :0次
  • Author :suyufeng
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Introduction - If you have any usage issues, please Google them yourself
xilinx' s original source code of the DDR timing control.
Packet file list
(Preview for download)
ddr_verilog_xilinx\ddr_verilog_xilinx\.recordref
..................\..................\AutoConstraint_top.sdc
..................\..................\compxlib.cfg
..................\..................\ddr_verilog_xilinx.ise
..................\..................\ddr_verilog_xilinx.restore
..................\..................\define.v
..................\..................\.oc\ddr_xilinx.pdf
..................\..................\glbl.v
..................\..................\model.list
..................\..................\modelsim.ini
..................\..................\mt46v4m16.v
..................\..................\readme.txt
..................\..................\rpt_top.areasrr
..................\..................\rpt_top_areasrr.htm
..................\..................\run_options.txt
..................\..................\string_decode_fn.v
..................\..................\synplicity.ucf
..................\..................\...tmp\top.plg
..................\..................\......\top_flink.htm
..................\..................\......\top_srr.htm
..................\..................\......\top_toc.htm
..................\..................\tb_top.v
..................\..................\test.fdo
..................\..................\test.udo
..................\..................\test_wave.fdo
..................\..................\top.edn
..................\..................\top.fse
..................\..................\top.htm
..................\..................\top.map
..................\..................\top.ncf
..................\..................\top.prj
..................\..................\top.sap
..................\..................\top.sdc
..................\..................\top.srd
..................\..................\top.srm
..................\..................\top.srr
..................\..................\top.srs
..................\..................\top.szr
..................\..................\top.tlg
..................\..................\top.ucf
..................\..................\top_compile.tcl
..................\..................\top_func.v
..................\..................\top_map.tcl
..................\..................\top_summary.html
..................\..................\transcript
..................\..................\traplog.tlg
..................\..................\verif\top.vif
..................\..................\vsim.wlf
..................\..................\wave.do
..................\..................\.ork\addr_latch\_primary.dat
..................\..................\....\..........\_primary.vhd
..................\..................\....\brst_cntr\_primary.dat
..................\..................\....\.........\_primary.vhd
..................\..................\....\clk_dlls\_primary.dat
..................\..................\....\........\_primary.vhd
..................\..................\....\.ontroller\_primary.dat
..................\..................\....\..........\_primary.vhd
..................\..................\....\.slt_cntr\_primary.dat
..................\..................\....\.........\_primary.vhd
..................\..................\....\data_dly\_primary.dat
..................\..................\....\........\_primary.vhd
..................\..................\....\.....path\_primary.dat
..................\..................\....\.........\_primary.vhd
..................\..................\....\.dr_ctlr\_primary.dat
..................\..................\....\........\_primary.vhd
..................\..................\....\....dq_io_16\_primary.dat
..................\..................\....\............\_primary.vhd
..................\..................\....\....iob_ff\_primary.dat
..................\..................\....\..........\_primary.vhd
..................\..................\....\glbl\_primary.dat
..................\..................\....\....\_primary.vhd
..................\..................\....\mt46v4m16\_primary.dat
..................\..................\....\.........\_primary.vhd
..................\..................\....\r
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
DSSZ is the largest source code store in internet!
Contact us :
1999-2046 DSSZ All Rights Reserved.