Verilog language used by all-digital phase-locked loop' s source code.

verilog\AsciiLib.h
.......\default\dep\DigitalPhotoFrame.o.d
.......\.......\...\fat.o.d
.......\.......\...\sd.o.d
.......\.......\...\spi.o.d
.......\.......\...\tft.o.d
.......\.......\...\touch.o.d
.......\.......\...\usart.o.d
.......\.......\DigitalPhotoFrame.o
.......\.......\DPF_SD_1.eep
.......\.......\DPF_SD_1.elf
.......\.......\DPF_SD_1.hex
.......\.......\DPF_SD_1.lss
.......\.......\DPF_SD_1.map
.......\.......\fat.o
.......\.......\Makefile
.......\.......\sd.o
.......\.......\spi.o
.......\.......\tft.o
.......\.......\touch.o
.......\.......\usart.o
.......\DigitalPhotoFrame.c
.......\DPF_SD_1.aps
.......\dpf_sd_1.aws
.......\fat.c
.......\fat.h
.......\sd.c
.......\sd.h
.......\SD_Card.c
.......\spi.c
.......\spi.h
.......\tft.c
.......\tft.h
.......\touch.c
.......\touch.h
.......\usart.c
.......\usart.h
.......\default\dep
.......\default
verilog

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．