3310 LCD screen C51 test procedure information 2004/07/31/BD2YA pin: Pin Signal Description Port 1: VDD Power Input. Logic supply voltage range VDD to GND: 2.7 to 3.3 V 2: SCLK Serial clock. Input for the clock signal: 0.0 to 4.0 Mbits/s. 3: SDIN Serial data. Input for the data line. 4: D/C Mode Select. To select either command/address or data input. 5: SCE Chip enable input. The enable pin allows data to be clocked in. The signal is active LOW. 6: GND Ground 7: VOUT Ouptut voltage. Add external 1-10 uF electrolytic capacitor from VOUT to GND 8: RES External reset. This signal will reset the device and must be applied to properly initialize the chip. The signal is active LOW. Controller: PCD8544* /

0818okc3310.c

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．