Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2012-11-26
  • Size : 5.42mb
  • Downloaded :0次
  • Author :王洪亮
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Introduction - If you have any usage issues, please Google them yourself
not~
Packet file list
(Preview for download)
《设计与验证VerilogHDL》源码实例 和 Verilog规范
...............................................\Example-2-1
...............................................\...........\HelloVlog.v
...............................................\Example-3-1
...............................................\...........\FullAdd.v
...............................................\...........\transcript
...............................................\Example-3-2
...............................................\...........\FullAdd.v
...............................................\Example-3-3
...............................................\...........\CRC10.v
...............................................\Example-4-1
...............................................\...........\cnt.prd
...............................................\...........\cnt.prj
...............................................\...........\rev_1
...............................................\...........\.....\cnt1.edf
...............................................\...........\.....\cnt1.fse
...............................................\...........\.....\cnt1.srm
...............................................\...........\.....\cnt1.srr
...............................................\...........\.....\cnt1.srs
...............................................\...........\.....\cnt1.tlg
...............................................\...........\.....\cnt2.edf
...............................................\...........\.....\cnt2.fse
...............................................\...........\.....\cnt2.srm
...............................................\...........\.....\cnt2.srr
...............................................\...........\.....\cnt2.srs
...............................................\...........\.....\cnt2.tlg
...............................................\...........\.....\cnt3.edf
...............................................\...........\.....\cnt3.fse
...............................................\...........\.....\cnt3.srm
...............................................\...........\.....\cnt3.srr
...............................................\...........\.....\cnt3.srs
...............................................\...........\.....\cnt3.tlg
...............................................\...........\.....\par_1
...............................................\...........\.....\syntmp
...............................................\...........\.....\......\cnt1.plg
...............................................\...........\.....\......\cnt2.msg
...............................................\...........\.....\......\cnt2.plg
...............................................\...........\.....\......\cnt3.msg
...............................................\...........\.....\......\cnt3.plg
...............................................\...........\source
...............................................\...........\......\cnt1.v
...............................................\...........\......\cnt2.v
...............................................\...........\......\cnt3.v
...............................................\...........\......\syntmp.msg
...............................................\...........\示例说明.doc
...............................................\Example-4-10
...............................................\............\bibus
...............................................\............\.....\bibus.prd
...............................................\............\.....\bibus.prj
...............................................\............\.....\bibus.v
...............................................\............\.....\decode.v
...............................................\............\.....\rev_1
...............................................\............\.....\.....\bibus.fse
...............................................\............\.....\.....\bibus.srd
...............................................\............\.....\.....\bibus.srm
...............................................\............\.....\.....\bibus.srr
............
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
DSSZ is the largest source code store in internet!
Contact us :
1999-2046 DSSZ All Rights Reserved.