Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog

connect20090223

  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2012-11-26
  • Size : 458kb
  • Downloaded :0次
  • Author :张菁
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Introduction - If you have any usage issues, please Google them yourself
FPGA read data from the FIFO and upload it to dual-port ram Medium.
Packet file list
(Preview for download)
connect20090223
...............\actgen
...............\connect20090223.prj
...............\constraint
...............\designer
...............\........\impl1
...............\........\.....\connect.tcl
...............\........\.....\designer_genhdl.log
...............\........\.....\impl.prj_des
...............\........\.....\simulation
...............\hdl
...............\...\connect.vhd
...............\...\dpram_w.vhd
...............\...\fifo_r.vhd
...............\package
...............\phy_synthesis
...............\simulation
...............\..........\meminit.dat
...............\..........\modelsim.ini
...............\..........\modelsim.log
...............\..........\postsynth
...............\..........\.........\connect
...............\..........\.........\.......\def_arch.dat
...............\..........\.........\.......\def_arch.psm
...............\..........\.........\.......\_primary.dat
...............\..........\.........\dpram_w
...............\..........\.........\.......\def_arch.dat
...............\..........\.........\.......\def_arch.psm
...............\..........\.........\.......\_primary.dat
...............\..........\.........\fifo_r
...............\..........\.........\......\def_arch.dat
...............\..........\.........\......\def_arch.psm
...............\..........\.........\......\_primary.dat
...............\..........\.........\testbench
...............\..........\.........\.........\one.dat
...............\..........\.........\.........\one.psm
...............\..........\.........\.........\_primary.dat
...............\..........\.........\_info
...............\..........\presynth
...............\..........\........\connect
...............\..........\........\.......\one.dat
...............\..........\........\.......\one.psm
...............\..........\........\.......\_primary.dat
...............\..........\........\dpram_w
...............\..........\........\.......\one.dat
...............\..........\........\.......\one.psm
...............\..........\........\.......\_primary.dat
...............\..........\........\fifo_r
...............\..........\........\......\one.dat
...............\..........\........\......\one.psm
...............\..........\........\......\_primary.dat
...............\..........\........\testbench
...............\..........\........\.........\one.dat
...............\..........\........\.........\one.psm
...............\..........\........\.........\_primary.dat
...............\..........\........\_info
...............\..........\run.do
...............\..........\vsim.wlf
...............\stimulus
...............\........\testbench.vhd
...............\........\testbench.vhd.bak
...............\synthesis
...............\.........\.recordref
...............\.........\connect.areasrr
...............\.........\connect.edn
...............\.........\connect.sdf
...............\.........\connect.srd
...............\.........\connect.srm
...............\.........\connect.srr
...............\.........\connect.srs
...............\.........\connect.tlg
...............\.........\connect.vhd
...............\.........\connect_sdc.sdc
...............\.........\connect_syn.prj
...............\.........\cur_state.txt
...............\.........\stdout.log
...............\.........\syntmp
...............\.........\......\connect.msg
...............\.........\......\connect.plg
...............\.........\traplog.tlg
...............\viewdraw
...............\........\sch
...............\........\sym
...............\........\vf
...............\........\..\project.lst
...............\........\viewdraw.ini
...............\........\wir
...............\时序图.bmp
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
DSSZ is the largest source code store in internet!
Contact us :
1999-2046 DSSZ All Rights Reserved.