VHDL-FPGA-Verilog List Page 11

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... 6 7 8 9 10 1112 13 14 15 16 ... 4311 »

国产FPGA参考设计IPCORE_UART_example_M5&M7 Downloaded：1: The IP provides two kinds of simplified interface connected to EMIF bus and AHB bus for communication with 8051 core and ARM core.The two kinds of interface are full-duplex serial communication interface.
Update : 2024-05-20 Size : 3.02mb Publisher : 空空居士
单周期CPU大作业-2020 Downloaded：1: Verilog projects cpu
Update : 2024-05-20 Size : 869kb Publisher : sast
POC Downloaded：0: It simulates the POC module which works as an I/O module in a computer system.
Update : 2024-05-20 Size : 3kb Publisher : 青空空
drsstc Downloaded：0: DRSSTC project file for SKP / PDM
Update : 2024-05-20 Size : 4kb Publisher : 氧化钙yhg
4乘4键盘扫描控制器 Downloaded：0: 1. The key value is encoded in hexadecimal, i.e. 16 keys display hexadecimal numbers respectively 0 ~ F, the corresponding relationship of keys is as follows: the top line is 0 ~ 3 from left to right, The second row is 4
Update : 2020-06-09 Size : 3.29mb Publisher : Minbadly
0-999随机数 Downloaded：3: 1. Design and implement a random number generating circuit, which generates randomly every 2 seconds Form a number between 0 and 999 and display it on the nixie tube Generated random number. 2. Set a reset key for the sy
Update : 2020-06-09 Size : 4.53mb Publisher : Minbadly
CNN Downloaded：1: a CNN accelerator written in VerilogHDL, including one conv layer and one pooling layer, simulation passed
Update : 2024-05-20 Size : 1.72mb Publisher : gothic22
双电梯控制器 Downloaded：1: a bi-elevator controller written in VerilgHDL, which has floor1-9, simulation passed
Update : 2024-05-20 Size : 245kb Publisher : gothic22
Verilog的150个经典设计实例 Downloaded：0: 150 classic programming examples of Verilog
Update : 2024-05-20 Size : 111kb Publisher : 叫我小白呀
DPWM Downloaded：0: The digital pulse width modulation module is realized by Verilog. The main modules are PLL, counter and multiplexer
Update : 2024-05-20 Size : 489kb Publisher : lw1997
crc16 Downloaded：0: CRC verification in Verilog: CRC 16
Update : 2024-05-20 Size : 3kb Publisher : suncrystal
8层电梯控制器 Downloaded：0: there are eight input buttons in the elevator to respond to the user's request for going up and down the floor
Update : 2020-07-18 Size : 1.61mb Publisher : wtq0

« 1 2 ... 6 7 8 9 10 1112 13 14 15 16 ... 4311 »

Search in result