Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog

detecter

  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2012-11-26
  • Size : 99kb
  • Downloaded :0次
  • Author :徐芬
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Introduction - If you have any usage issues, please Google them yourself
This is the sequence detector. Have a serial sequence is defined as the clock and the corresponding control signal, producing a stable single-bit output signal monitor means the corresponding clock input sequence level, monitoring the sequence of the existence of the default sequence, whether from the first few enter a start, as long as there is, always monitored. Monitoring to be marked.
Packet file list
(Preview for download)
x
.\db
.\..\half_clk.asm.qmsg
.\..\half_clk.cbx.xml
.\..\half_clk.cmp.cdb
.\..\half_clk.cmp.hdb
.\..\half_clk.cmp.kpt
.\..\half_clk.cmp.logdb
.\..\half_clk.cmp.qrpt
.\..\half_clk.cmp.rdb
.\..\half_clk.cmp.tdb
.\..\half_clk.cmp0.ddb
.\..\half_clk.dbp
.\..\half_clk.db_info
.\..\half_clk.eco.cdb
.\..\half_clk.eds_overflow
.\..\half_clk.epe.qmsg
.\..\half_clk.fit.qmsg
.\..\half_clk.fnsim.hdb
.\..\half_clk.fnsim.qmsg
.\..\half_clk.hier_info
.\..\half_clk.hif
.\..\half_clk.map.cdb
.\..\half_clk.map.hdb
.\..\half_clk.map.logdb
.\..\half_clk.map.qmsg
.\..\half_clk.pre_map.cdb
.\..\half_clk.pre_map.hdb
.\..\half_clk.psp
.\..\half_clk.rpp.qmsg
.\..\half_clk.rtlv.hdb
.\..\half_clk.rtlv_sg.cdb
.\..\half_clk.rtlv_sg_swap.cdb
.\..\half_clk.sgate.rvd
.\..\half_clk.sgate_sm.rvd
.\..\half_clk.sgdiff.cdb
.\..\half_clk.sgdiff.hdb
.\..\half_clk.sim.hdb
.\..\half_clk.sim.qmsg
.\..\half_clk.sim.rdb
.\..\half_clk.sim.vwf
.\..\half_clk.sld_design_entry.sci
.\..\half_clk.sld_design_entry_dsc.sci
.\..\half_clk.syn_hier_info
.\..\half_clk.tan.qmsg
.\..\wed.zsf
.\half_clk.asm.rpt
.\half_clk.cdf
.\half_clk.done
.\half_clk.dpf
.\half_clk.epe.rpt
.\half_clk.epe.summary
.\half_clk.fit.rpt
.\half_clk.fit.smsg
.\half_clk.fit.summary
.\half_clk.flow.rpt
.\half_clk.hex
.\half_clk.hexout
.\half_clk.jbc
.\half_clk.map.rpt
.\half_clk.map.summary
.\half_clk.pin
.\half_clk.pof
.\half_clk.qpf
.\half_clk.qsf
.\half_clk.qws
.\half_clk.sim.rpt
.\half_clk.sof
.\half_clk.tan.rpt
.\half_clk.tan.summary
.\half_clk.v
.\half_clk.vwf
.\output_file.pof
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
DSSZ is the largest source code store in internet!
Contact us :
1999-2046 DSSZ All Rights Reserved.