Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog

ad5764Verilog

  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2019-04-22
  • Size : 6.68mb
  • Downloaded :0次
  • Author :SUBZERO
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Introduction - If you have any usage issues, please Google them yourself
AD5764 configuration program, written in verilog, I hope to help everyone
Packet file list
(Preview for download)
FilenameSizeUpdate
ad5764Verilog\AD5764\AD5764_ctr.v 5570 2018-01-22
ad5764Verilog\AD5764\AD5764_ctr.v.bak 269 2018-01-16
ad5764Verilog\AD5764\CDS_prj.qpf 1278 2018-01-16
ad5764Verilog\AD5764\CDS_prj.qsf 3950 2018-01-22
ad5764Verilog\AD5764\CDS_prj.qws 678 2018-01-25
ad5764Verilog\AD5764\CDS_prj_nativelink_simulation.rpt 965 2018-01-22
ad5764Verilog\AD5764\CDS_top.v 1273 2018-01-22
ad5764Verilog\AD5764\CDS_top.v.bak 681 2018-01-16
ad5764Verilog\AD5764\CDS_top_tb.v 1025 2018-01-22
ad5764Verilog\AD5764\CDS_top_tb.v.bak 837 2018-01-16
ad5764Verilog\AD5764\db\CDS_prj.(0).cnf.cdb 1554 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.(0).cnf.hdb 1111 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.(1).cnf.cdb 1912 2018-01-16
ad5764Verilog\AD5764\db\CDS_prj.(1).cnf.hdb 1186 2018-01-16
ad5764Verilog\AD5764\db\CDS_prj.(10).cnf.cdb 7914 2018-01-16
ad5764Verilog\AD5764\db\CDS_prj.(10).cnf.hdb 2019 2018-01-16
ad5764Verilog\AD5764\db\CDS_prj.(11).cnf.cdb 3488 2018-01-16
ad5764Verilog\AD5764\db\CDS_prj.(11).cnf.hdb 1178 2018-01-16
ad5764Verilog\AD5764\db\CDS_prj.(12).cnf.cdb 4054 2018-01-16
ad5764Verilog\AD5764\db\CDS_prj.(12).cnf.hdb 2390 2018-01-16
ad5764Verilog\AD5764\db\CDS_prj.(13).cnf.cdb 1512 2018-01-16
ad5764Verilog\AD5764\db\CDS_prj.(13).cnf.hdb 1241 2018-01-16
ad5764Verilog\AD5764\db\CDS_prj.(14).cnf.cdb 854 2018-01-16
ad5764Verilog\AD5764\db\CDS_prj.(14).cnf.hdb 942 2018-01-16
ad5764Verilog\AD5764\db\CDS_prj.(15).cnf.cdb 12477 2018-01-16
ad5764Verilog\AD5764\db\CDS_prj.(15).cnf.hdb 3375 2018-01-16
ad5764Verilog\AD5764\db\CDS_prj.(16).cnf.cdb 2881 2018-01-16
ad5764Verilog\AD5764\db\CDS_prj.(16).cnf.hdb 954 2018-01-16
ad5764Verilog\AD5764\db\CDS_prj.(17).cnf.cdb 4928 2018-01-16
ad5764Verilog\AD5764\db\CDS_prj.(17).cnf.hdb 1347 2018-01-16
ad5764Verilog\AD5764\db\CDS_prj.(18).cnf.cdb 12475 2018-01-16
ad5764Verilog\AD5764\db\CDS_prj.(18).cnf.hdb 3363 2018-01-16
ad5764Verilog\AD5764\db\CDS_prj.(19).cnf.cdb 4053 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.(19).cnf.hdb 2379 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.(2).cnf.cdb 1734 2018-01-16
ad5764Verilog\AD5764\db\CDS_prj.(2).cnf.hdb 1022 2018-01-16
ad5764Verilog\AD5764\db\CDS_prj.(20).cnf.cdb 12474 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.(20).cnf.hdb 3378 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.(21).cnf.cdb 4047 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.(21).cnf.hdb 2369 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.(22).cnf.cdb 12475 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.(22).cnf.hdb 3371 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.(23).cnf.cdb 4056 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.(23).cnf.hdb 2360 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.(24).cnf.cdb 12474 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.(24).cnf.hdb 3360 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.(3).cnf.cdb 9138 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.(3).cnf.hdb 1905 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.(4).cnf.cdb 1734 2018-01-16
ad5764Verilog\AD5764\db\CDS_prj.(4).cnf.hdb 1020 2018-01-16
ad5764Verilog\AD5764\db\CDS_prj.(5).cnf.cdb 1621 2018-01-16
ad5764Verilog\AD5764\db\CDS_prj.(5).cnf.hdb 982 2018-01-16
ad5764Verilog\AD5764\db\CDS_prj.(6).cnf.cdb 4059 2018-01-16
ad5764Verilog\AD5764\db\CDS_prj.(6).cnf.hdb 2361 2018-01-16
ad5764Verilog\AD5764\db\CDS_prj.(7).cnf.cdb 1357 2018-01-16
ad5764Verilog\AD5764\db\CDS_prj.(7).cnf.hdb 872 2018-01-16
ad5764Verilog\AD5764\db\CDS_prj.(8).cnf.cdb 2030 2018-01-16
ad5764Verilog\AD5764\db\CDS_prj.(8).cnf.hdb 1265 2018-01-16
ad5764Verilog\AD5764\db\CDS_prj.(9).cnf.cdb 2556 2018-01-16
ad5764Verilog\AD5764\db\CDS_prj.(9).cnf.hdb 1578 2018-01-16
ad5764Verilog\AD5764\db\CDS_prj.asm.qmsg 2485 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.asm.rdb 1480 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.asm_labs.ddb 89307 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.autoh_e40e1.map.reg_db.cdb 202 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.cbx.xml 196 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.cmp.bpm 3452 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.cmp.cdb 64068 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.cmp.hdb 26892 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.cmp.idb 26395 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.cmp.kpt 205 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.cmp.logdb 12387 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.cmp.rdb 36702 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.cmp_merge.kpt 210 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.cycloneive_io_sim_cache.45um_ff_1200mv_0c_fast.hsd 747063 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.cycloneive_io_sim_cache.45um_ss_1200mv_0c_slow.hsd 746002 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.cycloneive_io_sim_cache.45um_ss_1200mv_85c_slow.hsd 740684 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.db_info 140 2018-01-25
ad5764Verilog\AD5764\db\CDS_prj.eda.qmsg 4839 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.fit.qmsg 35927 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.hier_info 22883 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.hif 4776 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.ipinfo 358 2018-01-25
ad5764Verilog\AD5764\db\CDS_prj.lpc.html 1210 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.lpc.rdb 536 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.lpc.txt 2380 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.map.ammdb 123 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.map.bpm 3273 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.map.cdb 22283 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.map.hdb 25644 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.map.kpt 4679 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.map.logdb 4 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.map.qmsg 30132 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.map.rdb 1318 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.map_bb.cdb 2145 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.map_bb.hdb 13149 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.map_bb.logdb 4 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.pre_map.hdb 27551 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.pti_db_list.ddb 177 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.root_partition.map.reg_db.cdb 198 2018-01-22
ad5764Verilog\AD5764\db\CDS_prj.routing.rdb 23413 2018-01-22
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
DSSZ is the largest source code store in internet!
Contact us :
1999-2046 DSSZ All Rights Reserved.