Title: uart_loopback Download
 Description: Data exchange between zynq and PC serial port terminal
 Downloaders recently: [More information of uploader 暮光硝酸]]
 To Search:
File list (Click to check if it's the file you need, and recomment it at the bottom):
文件名大小更新时间
.Xil 0 2019-10-24
uart_loopback.cache 0 2020-07-18
uart_loopback.cache\compile_simlib 0 2020-07-18
uart_loopback.cache\compile_simlib\activehdl 0 2019-10-10
uart_loopback.cache\compile_simlib\ies 0 2019-10-10
uart_loopback.cache\compile_simlib\modelsim 0 2019-10-10
uart_loopback.cache\compile_simlib\questa 0 2019-10-10
uart_loopback.cache\compile_simlib\riviera 0 2019-10-10
uart_loopback.cache\compile_simlib\vcs 0 2019-10-10
uart_loopback.cache\compile_simlib\xcelium 0 2019-10-10
uart_loopback.cache\ip 0 2020-07-18
uart_loopback.cache\ip\2018.3 0 2019-10-24
uart_loopback.cache\wt 0 2020-07-18
uart_loopback.cache\wt\gui_handlers.wdf 5356 2019-10-24
uart_loopback.cache\wt\java_command_handlers.wdf 1372 2019-10-24
uart_loopback.cache\wt\project.wpc 121 2019-10-24
uart_loopback.cache\wt\synthesis.wdf 5408 2019-10-24
uart_loopback.cache\wt\synthesis_details.wdf 100 2019-10-24
uart_loopback.cache\wt\webtalk_pa.xml 5337 2019-10-24
uart_loopback.hw 0 2020-07-18
uart_loopback.hw\hw_1 0 2020-07-18
uart_loopback.hw\hw_1\hw.xml 1131 2019-10-22
uart_loopback.hw\hw_1\wave 0 2019-10-09
uart_loopback.hw\uart_loopback.lpr 343 2019-10-09
uart_loopback.ip_user_files 0 2020-07-18
uart_loopback.ip_user_files\README.txt 130 2019-10-24
uart_loopback.runs 0 2020-07-18
uart_loopback.runs\.jobs 0 2020-07-18
uart_loopback.runs\.jobs\vrs_config_1.xml 506 2019-10-09
uart_loopback.runs\.jobs\vrs_config_2.xml 538 2019-10-22
uart_loopback.runs\.jobs\vrs_config_3.xml 594 2019-10-24
uart_loopback.runs\impl_1 0 2020-07-18
uart_loopback.runs\impl_1\.init_design.begin.rst 180 2019-10-24
uart_loopback.runs\impl_1\.init_design.end.rst 0 2019-10-24
uart_loopback.runs\impl_1\.opt_design.begin.rst 180 2019-10-24
uart_loopback.runs\impl_1\.opt_design.end.rst 0 2019-10-24
uart_loopback.runs\impl_1\.place_design.begin.rst 180 2019-10-24
uart_loopback.runs\impl_1\.place_design.end.rst 0 2019-10-24
uart_loopback.runs\impl_1\.route_design.begin.rst 180 2019-10-24
uart_loopback.runs\impl_1\.route_design.end.rst 0 2019-10-24
uart_loopback.runs\impl_1\.vivado.begin.rst 178 2019-10-24
uart_loopback.runs\impl_1\.vivado.end.rst 0 2019-10-24
uart_loopback.runs\impl_1\.Vivado_Implementation.queue.rst 0 2019-10-24
uart_loopback.runs\impl_1\.write_bitstream.begin.rst 180 2019-10-24
uart_loopback.runs\impl_1\.write_bitstream.end.rst 0 2019-10-24
uart_loopback.runs\impl_1\.Xil 0 2019-10-24
uart_loopback.runs\impl_1\gen_run.xml 7764 2019-10-24
uart_loopback.runs\impl_1\htr.txt 419 2019-10-24
uart_loopback.runs\impl_1\init_design.pb 2177 2019-10-24
uart_loopback.runs\impl_1\ISEWrap.js 7308 2019-10-24
uart_loopback.runs\impl_1\ISEWrap.sh 1623 2019-10-24
uart_loopback.runs\impl_1\opt_design.pb 11627 2019-10-24
uart_loopback.runs\impl_1\place_design.pb 17444 2019-10-24
uart_loopback.runs\impl_1\project.wdf 3634 2019-10-24
uart_loopback.runs\impl_1\route_design.pb 15775 2019-10-24
uart_loopback.runs\impl_1\rundef.js 1412 2019-10-24
uart_loopback.runs\impl_1\runme.bat 229 2019-10-24
uart_loopback.runs\impl_1\runme.log 30068 2019-10-24
uart_loopback.runs\impl_1\runme.sh 1313 2019-10-24
uart_loopback.runs\impl_1\uart_loopback_top.bit 2083853 2019-10-24
uart_loopback.runs\impl_1\uart_loopback_top.tcl 6596 2019-10-24
uart_loopback.runs\impl_1\uart_loopback_top.vdi 29981 2019-10-24
uart_loopback.runs\impl_1\uart_loopback_top_bus_skew_routed.pb 30 2019-10-24
uart_loopback.runs\impl_1\uart_loopback_top_bus_skew_routed.rpt 969 2019-10-24
uart_loopback.runs\impl_1\uart_loopback_top_bus_skew_routed.rpx 1125 2019-10-24
uart_loopback.runs\impl_1\uart_loopback_top_clock_utilization_routed.rpt 10279 2019-10-24
uart_loopback.runs\impl_1\uart_loopback_top_control_sets_placed.rpt 3731 2019-10-24
uart_loopback.runs\impl_1\uart_loopback_top_drc_opted.pb 37 2019-10-24
uart_loopback.runs\impl_1\uart_loopback_top_drc_opted.rpt 1601 2019-10-24
uart_loopback.runs\impl_1\uart_loopback_top_drc_opted.rpx 359 2019-10-24
uart_loopback.runs\impl_1\uart_loopback_top_drc_routed.pb 37 2019-10-24
uart_loopback.runs\impl_1\uart_loopback_top_drc_routed.rpt 1611 2019-10-24
uart_loopback.runs\impl_1\uart_loopback_top_drc_routed.rpx 360 2019-10-24
uart_loopback.runs\impl_1\uart_loopback_top_io_placed.rpt 120429 2019-10-24
uart_loopback.runs\impl_1\uart_loopback_top_methodology_drc_routed.pb 52 2019-10-24
uart_loopback.runs\impl_1\uart_loopback_top_methodology_drc_routed.rpt 2061 2019-10-24
uart_loopback.runs\impl_1\uart_loopback_top_methodology_drc_routed.rpx 843 2019-10-24
uart_loopback.runs\impl_1\uart_loopback_top_opt.dcp 231093 2019-10-24
uart_loopback.runs\impl_1\uart_loopback_top_placed.dcp 257416 2019-10-24
uart_loopback.runs\impl_1\uart_loopback_top_power_routed.rpt 8025 2019-10-24
uart_loopback.runs\impl_1\uart_loopback_top_power_routed.rpx 41191 2019-10-24
uart_loopback.runs\impl_1\uart_loopback_top_power_summary_routed.pb 728 2019-10-24
uart_loopback.runs\impl_1\uart_loopback_top_route_status.pb 43 2019-10-24
uart_loopback.runs\impl_1\uart_loopback_top_route_status.rpt 588 2019-10-24
uart_loopback.runs\impl_1\uart_loopback_top_routed.dcp 269058 2019-10-24
uart_loopback.runs\impl_1\uart_loopback_top_timing_summary_routed.pb 106 2019-10-24
uart_loopback.runs\impl_1\uart_loopback_top_timing_summary_routed.rpt 94061 2019-10-24
uart_loopback.runs\impl_1\uart_loopback_top_timing_summary_routed.rpx 75816 2019-10-24
uart_loopback.runs\impl_1\uart_loopback_top_utilization_placed.pb 224 2019-10-24
uart_loopback.runs\impl_1\uart_loopback_top_utilization_placed.rpt 8833 2019-10-24
uart_loopback.runs\impl_1\usage_statistics_webtalk.html 30952 2019-10-24
uart_loopback.runs\impl_1\usage_statistics_webtalk.xml 44076 2019-10-24
uart_loopback.runs\impl_1\vivado.jou 864 2019-10-24
uart_loopback.runs\impl_1\vivado.pb 149 2019-10-24
uart_loopback.runs\impl_1\write_bitstream.pb 3244 2019-10-24
uart_loopback.runs\synth_1 0 2020-07-18
uart_loopback.runs\synth_1\.vivado.begin.rst 178 2019-10-24
uart_loopback.runs\synth_1\.vivado.end.rst 0 2019-10-24
uart_loopback.runs\synth_1\.Vivado_Synthesis.queue.rst 0 2019-10-24
uart_loopback.runs\synth_1\.Xil 0 2020-07-18

DSSZ www.dssz.org