10010 sequence detector based on Verilog hdl.

seqdet\db\logic_util_heursitic.dat
......\..\prev_cmp_seqdet.qmsg
......\..\seqdet.cbx.xml
......\..\seqdet.cmp.rdb
......\..\seqdet.cmp_merge.kpt
......\..\seqdet.db_info
......\..\seqdet.hier_info
......\..\seqdet.hif
......\..\seqdet.ipinfo
......\..\seqdet.lpc.html
......\..\seqdet.lpc.rdb
......\..\seqdet.lpc.txt
......\..\seqdet.map.ammdb
......\..\seqdet.map.bpm
......\..\seqdet.map.cdb
......\..\seqdet.map.hdb
......\..\seqdet.map.kpt
......\..\seqdet.map.logdb
......\..\seqdet.map.qmsg
......\..\seqdet.map.rdb
......\..\seqdet.map_bb.cdb
......\..\seqdet.map_bb.hdb
......\..\seqdet.map_bb.logdb
......\..\seqdet.pre_map.hdb
......\..\seqdet.pti_db_list.ddb
......\..\seqdet.root_partition.map.reg_db.cdb
......\..\seqdet.rpp.qmsg
......\..\seqdet.rtlv.hdb
......\..\seqdet.rtlv_sg.cdb
......\..\seqdet.rtlv_sg_swap.cdb
......\..\seqdet.sgate.rvd
......\..\seqdet.sgate_sm.rvd
......\..\seqdet.sgdiff.cdb
......\..\seqdet.sgdiff.hdb
......\..\seqdet.sld_design_entry.sci
......\..\seqdet.sld_design_entry_dsc.sci
......\..\seqdet.smart_action.txt
......\..\seqdet.smp_dump.txt
......\..\seqdet.syn_hier_info
......\..\seqdet.tis_db_list.ddb
......\..\seqdet.tmw_info
......\incremental_db\compiled_partitions\seqdet.db_info
......\..............\...................\seqdet.root_partition.map.cdb
......\..............\...................\seqdet.root_partition.map.dpi
......\..............\...................\seqdet.root_partition.map.hbdb.cdb
......\..............\...................\seqdet.root_partition.map.hbdb.hb_info
......\..............\...................\seqdet.root_partition.map.hbdb.hdb
......\..............\...................\seqdet.root_partition.map.hbdb.sig
......\..............\...................\seqdet.root_partition.map.hdb
......\..............\...................\seqdet.root_partition.map.kpt
......\..............\README
......\output_files\seqdet.done
......\............\seqdet.flow.rpt
......\............\seqdet.map.rpt
......\............\seqdet.map.summary
......\seqdet.qpf
......\seqdet.qsf
......\seqdet.qws
......\seqdet.v
......\seqdet.v.bak
......\seqdet_tb.cr.mti
......\seqdet_tb.mpf
......\seqdet_tb.v
......\vsim.wlf
......\work\seqdet\verilog.asm64
......\....\......\verilog.rw64
......\....\......\_primary.dat
......\....\......\_primary.dbs
......\....\......\_primary.vhd
......\....\......_tb\verilog.asm64
......\....\.........\verilog.rw64
......\....\.........\_primary.dat
......\....\.........\_primary.dbs
......\....\.........\_primary.vhd
......\....\_info
......\....\_vmake
......\incremental_db\compiled_partitions
......\work\seqdet
......\....\seqdet_tb
......\....\_temp
......\db
......\incremental_db
......\output_files
......\work
seqdet

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．