PCIT Controller ，Which speed up to 5G per lane

pcie_7x_v1_9
............\doc
............\...\pcie_7x_v1_9_readme.txt
............\...\pg054-7series-pcie.pdf
............\example_design
............\..............\EP_MEM.v
............\..............\PIO.v
............\..............\PIO_EP.v
............\..............\PIO_EP_MEM_ACCESS.v
............\..............\PIO_RX_ENGINE.v
............\..............\PIO_TO_CTRL.v
............\..............\PIO_TX_ENGINE.v
............\..............\pcie_app_7x.v
............\..............\xilinx_pcie_2_1_ep_7x.v
............\..............\xilinx_pcie_2_1_ep_7x_04_lane_gen2_xc7k160t-fbg676-3-PCIE_X0Y0.ucf
............\..............\xilinx_pcie_2_1_ep_7x_04_lane_gen2_xc7k160t-fbg676-3-PCIE_X0Y0.xdc
............\hierarchy.txt
............\implement
............\.........\fsbl_zc706.elf
............\.........\implement.bat
............\.........\implement.sh
............\.........\planAhead_rdn.bat
............\.........\planAhead_rdn.sh
............\.........\planAhead_rdn.tcl
............\.........\xilinx_pcie_2_1_ep_7x.prj
............\.........\xilinx_pcie_2_1_ep_7x.xcf
............\.........\xilinx_pcie_2_1_ep_7x.xst
............\simulation
............\..........\dsport
............\..........\......\pci_exp_expect_tasks.v
............\..........\......\pci_exp_usrapp_cfg.v
............\..........\......\pci_exp_usrapp_com.v
............\..........\......\pci_exp_usrapp_pl.v
............\..........\......\pci_exp_usrapp_rx.v
............\..........\......\pci_exp_usrapp_tx.v
............\..........\......\pcie_2_1_rport_7x.v
............\..........\......\pcie_axi_trn_bridge.v
............\..........\......\xilinx_pcie_2_1_rport_7x.v
............\..........\functional
............\..........\..........\board.f
............\..........\..........\board.v
............\..........\..........\board_common.v
............\..........\..........\isim_cmd.tcl
............\..........\..........\simulate_isim.bat
............\..........\..........\simulate_isim.sh
............\..........\..........\simulate_mti.do
............\..........\..........\simulate_ncsim.sh
............\..........\..........\simulate_vcs.sh
............\..........\..........\sys_clk_gen.v
............\..........\..........\sys_clk_gen_ds.v
............\..........\..........\wave.do
............\..........\..........\waves_vcs.tcl
............\..........\..........\xilinx_lib_vcs.f
............\..........\tests
............\..........\.....\sample_tests1.v
............\..........\.....\tests.v
............\source
............\......\pcie_7x_v1_9.v
............\......\pcie_7x_v1_9_axi_basic_rx.v
............\......\pcie_7x_v1_9_axi_basic_rx_null_gen.v
............\......\pcie_7x_v1_9_axi_basic_rx_pipeline.v
............\......\pcie_7x_v1_9_axi_basic_top.v
............\......\pcie_7x_v1_9_axi_basic_tx.v
............\......\pcie_7x_v1_9_axi_basic_tx_pipeline.v
............\......\pcie_7x_v1_9_axi_basic_tx_thrtl_ctl.v
............\......\pcie_7x_v1_9_gt_rx_valid_filter_7x.v
............\......\pcie_7x_v1_9_gt_top.v
............\......\pcie_7x_v1_9_gt_wrapper.v
............\......\pcie_7x_v1_9_gtp_pipe_drp.v
............\......\pcie_7x_v1_9_gtp_pipe_rate.v
............\......\pcie_7x_v1_9_gtp_pipe_reset.v
............\......\pcie_7x_v1_9_pcie_7x.v
............\......\pcie_7x_v1_9_pcie_bram_7x.v
............\......\pcie_7x_v1_9_pcie_bram_top_7x.v
............\......\pcie_7x_v1_9_pcie_brams_7x.v
............\......\pcie_7x_v1_9_pcie_pipe_lane.v
............\......\pcie_7x_v1_9_pcie_pipe_misc.v
............\......\pcie_7x_v1_9_pcie_pipe_pipeline.v
............\......\pcie_7x_v1_9_pcie_top.v
............\......\pcie_7x_v1_9_pipe_clock.v
............\......\pcie_7x_v1_9_pipe_drp.v
............\......\pcie_7x_v1_9_pipe_eq.v
............\......\pcie_7x_v1_9_pipe_rate.v
............\......\pcie_7x_v1_9_pipe_reset.v
............\......\pcie_7x_v1_9_pipe_sync.v
............\......\pcie_7x_v1_9_pipe_user.v
............\......\pcie_7x_v1_9_pipe_wrapper.v
............\......\pcie_7x_v1_9_qpll_drp.v
............\......\pcie_7x_v1_9_qpll_reset.v
............\......\pcie

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．