Actel Smartfusion FPGA chip AHB3 bus sample program

Voltage_Monitor\component\Actel\DirectCore\CoreAPB3\4.0.100\CoreAPB3.cxf
...............\.........\.....\..........\........\.......\coreparameters.v
...............\.........\.....\..........\........\.......\mti\scripts\bfmtovec.exe
...............\.........\.....\..........\........\.......\...\.......\bfmtovec.lin
...............\.........\.....\..........\........\.......\...\.......\bfmtovec_compile.tcl
...............\.........\.....\..........\........\.......\...\.......\coreapb3_usertb_master.bfm
...............\.........\.....\..........\........\.......\...\.......\wave_user.do
...............\.........\.....\..........\........\.......\rtl\vlog\amba_bfm\bfm_ahbtoapb.v
...............\.........\.....\..........\........\.......\...\....\........\bfm_apb.v
...............\.........\.....\..........\........\.......\...\....\........\bfm_apbslave.v
...............\.........\.....\..........\........\.......\...\....\........\bfm_apbslaveext.v
...............\.........\.....\..........\........\.......\...\....\........\bfm_main.v
...............\.........\.....\..........\........\.......\...\....\core\coreapb3.v
...............\.........\.....\..........\........\.......\...\....\....\coreapb3_iaddr_reg.v
...............\.........\.....\..........\........\.......\...\....\....\coreapb3_muxptob3.v
...............\.........\.....\..........\........\.......\...\....\test\user\testbench.v
...............\.........\.....\SmartFusionMSS\MSS\2.5.106\bfmtovec.exe
...............\.........\.....\..............\...\.......\CompileDssBfm.tcl
...............\.........\.....\..............\...\.......\MSS.cxf
...............\.........\.....\..............\...\.......\mss_comps.v
...............\.........\.....\..............\...\.......\.ti\user_verilog\MSS_BFM_LIB\@addr@dec@m0\verilog.prw
...............\.........\.....\..............\...\.......\...\............\...........\............\verilog.psm
...............\.........\.....\..............\...\.......\...\............\...........\............\_primary.dat
...............\.........\.....\..............\...\.......\...\............\...........\............\_primary.dbs
...............\.........\.....\..............\...\.......\...\............\...........\............\_primary.vhd
...............\.........\.....\..............\...\.......\...\............\...........\...........1\verilog.prw
...............\.........\.....\..............\...\.......\...\............\...........\............\verilog.psm
...............\.........\.....\..............\...\.......\...\............\...........\............\_primary.dat
...............\.........\.....\..............\...\.......\...\............\...........\............\_primary.dbs
...............\.........\.....\..............\...\.......\...\............\...........\............\_primary.vhd
...............\.........\.....\..............\...\.......\...\............\...........\...........2\verilog.prw
...............\.........\.....\..............\...\.......\...\............\...........\............\verilog.psm
...............\.........\.....\..............\...\.......\...\............\...........\............\_primary.dat
...............\.........\.....\..............\...\.......\...\............\...........\............\_primary.dbs
...............\.........\.....\..............\...\.......\...\............\...........\............\_primary.vhd
...............\.........\.....\..............\...\.......\...\............\...........\...........3\verilog.prw
...............\.........\.....\..............\...\.......\...\............\...........\............\verilog.psm
...............\.........\.....\..............\...\.......\...\............\...........\............\_primary.dat
...............\.........\.....\..............\...\.......\...\............\...........\............\_primary.dbs
...............\.........\.....\..............\...\.......\...\............\...........\............\_primary.vhd
...............\.........\.....\..............\...\.......\...\............\...........\...........4\verilog.prw

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．