Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads Other resource

uart_regs

  • Category : Other resource
  • Tags :
  • Update : 2008-10-13
  • Size : 757.85kb
  • Downloaded :0次
  • Author :
  • About :
  • PS : If download it fails, try it again. Download again for free!
Introduction - If you have any usage issues, please Google them yourself
This procedure for the serial communication procedures, the use of Verilog language, after simulation has been adopted.
Packet file list
(Preview for download)
Packet : 65520769uart_regs.rar filelist
uart_regs\src\seriesPort.v
uart_regs\src\uart_defines.v
uart_regs\src\uart_receiver.v
uart_regs\src\uart_regs.v
uart_regs\src\sch\lpm_mux0.bsf
uart_regs\src\sch\lpm_mux0.v
uart_regs\src\sch\lpm_mux0_bb.v
uart_regs\src\sch\sch_exam.bdf
uart_regs\src\uart_transmitter.v.bak
uart_regs\src\uart_transmitter.v
uart_regs\sim\funcsim\uart_regs_h.vwf
uart_regs\sim\funcsim\uart_regs_pre.vwf
uart_regs\dev\chip_editor.acv
uart_regs\dev\cmp_state.ini
uart_regs\dev\sim.cfg
uart_regs\dev\uart_regs.asm.rpt
uart_regs\dev\uart_regs.done
uart_regs\dev\uart_regs.fit.eqn
uart_regs\dev\uart_regs.fit.rpt
uart_regs\dev\uart_regs.fld
uart_regs\dev\uart_regs.map.eqn
uart_regs\dev\uart_regs.pin
uart_regs\dev\uart_regs.pof
uart_regs\dev\uart_regs.qpf
uart_regs\dev\uart_regs.qsf
uart_regs\dev\uart_regs.rbf
uart_regs\dev\uart_regs.sim.rpt
uart_regs\dev\uart_regs.sof
uart_regs\dev\uart_regs.tan.rpt
uart_regs\dev\uart_regs.tan.summary
uart_regs\dev\db\a_dpfifo_4nl.tdf
uart_regs\dev\db\a_dpfifo_rll.tdf
uart_regs\dev\db\a_fefifo_qve.tdf
uart_regs\dev\db\add_sub_1jh.tdf
uart_regs\dev\db\add_sub_dhh.tdf
uart_regs\dev\db\add_sub_ehh.tdf
uart_regs\dev\db\add_sub_fhh.tdf
uart_regs\dev\db\add_sub_ihh.tdf
uart_regs\dev\db\add_sub_rih.tdf
uart_regs\dev\db\altsyncram_apb1.tdf
uart_regs\dev\db\altsyncram_mmb1.tdf
uart_regs\dev\db\dpram_81k.tdf
uart_regs\dev\db\dpram_h2k.tdf
uart_regs\dev\db\scfifo_eaq.tdf
uart_regs\dev\db\scfifo_nbq.tdf
uart_regs\dev\db\uart_regs(0).cnf.cdb
uart_regs\dev\db\uart_regs(0).cnf.hdb
uart_regs\dev\db\uart_regs(1).cnf.cdb
uart_regs\dev\db\uart_regs(1).cnf.hdb
uart_regs\dev\db\uart_regs(10).cnf.cdb
uart_regs\dev\db\uart_regs(10).cnf.hdb
uart_regs\dev\db\uart_regs(11).cnf.cdb
uart_regs\dev\db\uart_regs(11).cnf.hdb
uart_regs\dev\db\uart_regs(12).cnf.cdb
uart_regs\dev\db\uart_regs(12).cnf.hdb
uart_regs\dev\db\uart_regs(13).cnf.cdb
uart_regs\dev\db\uart_regs(13).cnf.hdb
uart_regs\dev\db\uart_regs(14).cnf.cdb
uart_regs\dev\db\uart_regs(14).cnf.hdb
uart_regs\dev\db\uart_regs(15).cnf.cdb
uart_regs\dev\db\uart_regs(15).cnf.hdb
uart_regs\dev\db\uart_regs(16).cnf.cdb
uart_regs\dev\db\uart_regs(16).cnf.hdb
uart_regs\dev\db\uart_regs(17).cnf.cdb
uart_regs\dev\db\uart_regs(17).cnf.hdb
uart_regs\dev\db\uart_regs(18).cnf.cdb
uart_regs\dev\db\uart_regs(18).cnf.hdb
uart_regs\dev\db\uart_regs(19).cnf.cdb
uart_regs\dev\db\uart_regs(19).cnf.hdb
uart_regs\dev\db\uart_regs(2).cnf.cdb
uart_regs\dev\db\uart_regs(2).cnf.hdb
uart_regs\dev\db\uart_regs(20).cnf.cdb
uart_regs\dev\db\uart_regs(20).cnf.hdb
uart_regs\dev\db\uart_regs(21).cnf.cdb
uart_regs\dev\db\uart_regs(21).cnf.hdb
uart_regs\dev\db\uart_regs(3).cnf.cdb
uart_regs\dev\db\uart_regs(3).cnf.hdb
uart_regs\dev\db\uart_regs(4).cnf.cdb
uart_regs\dev\db\uart_regs(4).cnf.hdb
uart_regs\dev\db\uart_regs(5).cnf.cdb
uart_regs\dev\db\uart_regs(5).cnf.hdb
uart_regs\dev\db\uart_regs(6).cnf.cdb
uart_regs\dev\db\uart_regs(6).cnf.hdb
uart_regs\dev\db\uart_regs(7).cnf.cdb
uart_regs\dev\db\uart_regs(7).cnf.hdb
uart_regs\dev\db\uart_regs(8).cnf.cdb
uart_regs\dev\db\uart_regs(8).cnf.hdb
uart_regs\dev\db\uart_regs(9).cnf.cdb
uart_regs\dev\db\uart_regs(9).cnf.hdb
uart_regs\dev\db\uart_regs-sim.vwf
uart_regs\dev\db\uart_regs.pre_map.hdb
uart_regs\dev\db\wed.wsf
uart_regs\dev\db\uart_regs.rtlv_sg_swap.cdb
uart_regs\dev\db\uart_regs.pre_map.cdb
uart_regs\dev\db\uart_regs.psp
uart_regs\dev\db\uart_regs.pss
uart_regs\dev\db\uart_regs.dbp
uart_regs\dev\db\uart_regs.map.logdb
uart_regs\dev\db\uart_regs.sgdiff.cdb
uart_regs\dev\db\uart_regs.sgdiff.hdb
uart_regs\dev\db\uart_regs.sld_design_entry_dsc.sci
uart_regs\dev\db\uart_regs.syn_hier_info
uart_regs\dev\db\uart_regs.eco.cdb
uart_regs\dev\db\uart_regs.map.cdb
uart_regs\dev\db\uart_regs.map.hdb
uart_regs\dev\db\uart_regs.cmp.rdb
uart_regs\dev\db\uart_regs.sld_design_entry.sci
uart_regs\dev\db\uart_regs_cmp.qrpt
uart_regs\dev\db\uart_regs_hier_info
uart_regs\dev\db\uart_regs_sim.qrpt
uart_regs\dev\db\uart_regs_syn_hier_info
uart_regs\dev\db\uart_regs.db_info
uart_regs\dev\db\uart_regs.cbx.xml
uart_regs\dev\db\uart_regs.hif
uart_regs\dev\db\uart_regs.(0).cnf.cdb
uart_regs\dev\db\uart_regs.(0).cnf.hdb
uart_regs\dev\db\uart_regs.(1).cnf.cdb
uart_regs\dev\db\uart_regs.(1).cnf.hdb
uart_regs\dev\db\uart_regs.(2).cnf.cdb
uart_regs\dev\db\uart_regs.(2).cnf.hdb
uart_regs\dev\db\scfifo_eb81.tdf
uart_regs\dev\db\a_dpfifo_lh81.tdf
uart_regs\dev\db\a_fefifo_66f.tdf
uart_regs\dev\db\cntr_9d7.tdf
uart_regs\dev\db\dpram_pf51.tdf
uart_regs\dev\db\altsyncram_gml1.tdf
uart_regs\dev\db\cntr_tcb.tdf
uart_regs\dev\db\uart_regs.(3).cnf.cdb
uart_regs\dev\db\uart_regs.(3).cnf.hdb
uart_regs\dev\db\uart_regs.(4).cnf.cdb
uart_regs\dev\db\uart_regs.(4).cnf.hdb
uart_regs\dev\db\uart_regs.(5).cnf.cdb
uart_regs\dev\db\uart_regs.(5).cnf.hdb
uart_regs\dev\db\uart_regs.(6).cnf.cdb
uart_regs\dev\db\uart_regs.(6).cnf.hdb
uart_regs\dev\db\uart_regs.(7).cnf.cdb
uart_regs\dev\db\uart_regs.(7).cnf.hdb
uart_regs\dev\db\uart_regs.(8).cnf.cdb
uart_regs\dev\db\uart_regs.(8).cnf.hdb
uart_regs\dev\db\uart_regs.(9).cnf.cdb
uart_regs\dev\db\uart_regs.(9).cnf.hdb
uart_regs\dev\db\uart_regs.(10).cnf.cdb
uart_regs\dev\db\uart_regs.(10).cnf.hdb
uart_regs\dev\db\uart_regs.(11).cnf.cdb
uart_regs\dev\db\uart_regs.(11).cnf.hdb
uart_regs\dev\db\uart_regs.(12).cnf.cdb
uart_regs\dev\db\uart_regs.(12).cnf.hdb
uart_regs\dev\db\scfifo_nc81.tdf
uart_regs\dev\db\a_dpfifo_ui81.tdf
uart_regs\dev\db\dpram_2h51.tdf
uart_regs\dev\db\altsyncram_4pl1.tdf
uart_regs\dev\db\uart_regs.(13).cnf.cdb
uart_regs\dev\db\uart_regs.(13).cnf.hdb
uart_regs\dev\db\uart_regs.(14).cnf.cdb
uart_regs\dev\db\uart_regs.(14).cnf.hdb
uart_regs\dev\db\uart_regs.(15).cnf.cdb
uart_regs\dev\db\uart_regs.(15).cnf.hdb
uart_regs\dev\db\uart_regs.(16).cnf.cdb
uart_regs\dev\db\uart_regs.(16).cnf.hdb
uart_regs\dev\db\uart_regs.(17).cnf.cdb
uart_regs\dev\db\uart_regs.(17).cnf.hdb
uart_regs\dev\db\uart_regs.hier_info
uart_regs\dev\db\prev_cmp_uart_regs.map.qmsg
uart_regs\dev\db\uart_regs.map.qmsg
uart_regs\dev\db\uart_regs.rtlv_sg.cdb
uart_regs\dev\db\uart_regs.rtlv.hdb
uart_regs\dev\uart_regs_assignment_defaults.qdf
uart_regs\dev\uart_regs.map.smsg
uart_regs\dev\uart_regs.map.summary
uart_regs\dev\uart_regs.dpf
uart_regs\dev\sopc_builder_log.txt
uart_regs\dev\prev_cmp_uart_regs.qmsg
uart_regs\dev\uart_regs.map.rpt
uart_regs\dev\uart_regs.flow.rpt
uart_regs\dev\uart_regs.qws
uart_regs\core\myfifo_10.v
uart_regs\core\myfifo_10_bb.v
uart_regs\core\myfifo_10_wave0.jpg
uart_regs\core\myfifo_10_waveforms.html
uart_regs\core\myfifo_8.v
uart_regs\core\myfifo_8_bb.v
uart_regs\core\myfifo_8_wave0.jpg
uart_regs\core\myfifo_8_waveforms.html
uart_regs\src\sch\db
uart_regs\src\sch
uart_regs\sim\parsim
uart_regs\sim\funcsim
uart_regs\dev\db
uart_regs\core\db
uart_regs\src
uart_regs\sim
uart_regs\dev
uart_regs\core
uart_regs
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
DSSZ is the largest source code store in internet!
Contact us :
1999-2046 DSSZ All Rights Reserved.