Using verilog HDL code written in the clock circuit can achieve 24-hour clock function.

my_clock\counter10.v
........\counter10.v.bak
........\counter24.v
........\counter24.v.bak
........\counter6.v
........\counter6.v.bak
........\db\add_sub_fnh.tdf
........\..\add_sub_ooh.tdf
........\..\add_sub_poh.tdf
........\..\my_clock.asm.qmsg
........\..\my_clock.cbx.xml
........\..\my_clock.cmp.cdb
........\..\my_clock.cmp.hdb
........\..\my_clock.cmp.logdb
........\..\my_clock.cmp.rdb
........\..\my_clock.cmp.tdb
........\..\my_clock.cmp0.ddb
........\..\my_clock.dbp
........\..\my_clock.db_info
........\..\my_clock.eco.cdb
........\..\my_clock.eds_overflow
........\..\my_clock.fit.qmsg
........\..\my_clock.hier_info
........\..\my_clock.hif
........\..\my_clock.map.cdb
........\..\my_clock.map.hdb
........\..\my_clock.map.logdb
........\..\my_clock.map.qmsg
........\..\my_clock.pre_map.cdb
........\..\my_clock.pre_map.hdb
........\..\my_clock.psp
........\..\my_clock.pss
........\..\my_clock.rtlv.hdb
........\..\my_clock.rtlv_sg.cdb
........\..\my_clock.rtlv_sg_swap.cdb
........\..\my_clock.sgdiff.cdb
........\..\my_clock.sgdiff.hdb
........\..\my_clock.sim.cvwf
........\..\my_clock.sim.hdb
........\..\my_clock.sim.qmsg
........\..\my_clock.sim.rdb
........\..\my_clock.sld_design_entry.sci
........\..\my_clock.sld_design_entry_dsc.sci
........\..\my_clock.syn_hier_info
........\..\my_clock.tan.qmsg
........\..\my_clock.tis_db_list.ddb
........\..\prev_cmp_my_clock.asm.qmsg
........\..\prev_cmp_my_clock.fit.qmsg
........\..\prev_cmp_my_clock.map.qmsg
........\..\prev_cmp_my_clock.qmsg
........\..\prev_cmp_my_clock.sim.qmsg
........\..\prev_cmp_my_clock.tan.qmsg
........\..\wed.wsf
........\freq1000.v
........\freq1000.v.bak
........\my_clock.asm.rpt
........\my_clock.cdf
........\my_clock.done
........\my_clock.dpf
........\my_clock.fit.rpt
........\my_clock.fit.summary
........\my_clock.flow.rpt
........\my_clock.map.rpt
........\my_clock.map.summary
........\my_clock.pin
........\my_clock.pof
........\my_clock.qpf
........\my_clock.qsf
........\my_clock.qws
........\my_clock.sim.rpt
........\my_clock.sof
........\my_clock.tan.rpt
........\my_clock.tan.summary
........\my_clock.v
........\my_clock.vwf
........\db
my_clock

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．