Introduction - If you have any usage issues, please Google them yourself
SSI received from peripheral devices to the implementation of the serial to parallel data conversion. CPU can access data register SSI to send and receive data. Send and receive path to use the internal FIFO buffer memory unit to allow a maximum of eight 16-bit value in the send and receive mode, an independent store.